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SUMMARY
The objective of the proposed research is to design, fabricate, characterize and
test silicon-embedded magnetic components for on-chip integrated power applica-
tions. Driven by the trend towards continued system multi-functionality and minia-
turization, MEMS technology can be used to enable fabrication of three-dimensional
(3-D) functional devices into the silicon bulk, taking advantage of the ’dead volume’
in the substrate and achieving a greater level of miniaturization and integration. As
an example, one of the challenges in realizing ultra-compact high-frequency power
converters lies in the integration of magnetic components due to their relatively large
volume. Embedding 3-D magnetic components within the wafer volume and imple-
menting high-power, through-wafer interconnect for connection to circuitry on the
wafer surface is a promising solution for achieving ultra-compact power converters, in
which digital control circuitry and power switches are located on the wafer surface,
and suitable magnetic components are embedded within the silicon substrate. In or-
der to do this, key tasks in the following areas have been accomplished: development
of new fabrication technologies for silicon embedding and 3-D structure realization;
creation of high-current, through-wafer interconnects for connection of the device to
circuitry; ability to incorporate a variety of magnetic materials when performance en-
hancement of the device is needed; exploration of a new design space for the devices
due to ultra-compactness and silicon interaction; understanding of the complicated





There has been continuing desire for increasing complexity and compactness in silicon
systems. Increased complexity and compactness has typically been achieved by means
of advances in semiconductor manufacturing that lead to larger and larger numbers of
transistors to be fabricated on a single chip. As semiconductor technology advances
into the nanometer-scale regime, this approach is reaching its limit, necessitating al-
ternative approaches such as chip stacking and system in package (SiP)/system on
package(SoP) technologies [17]–[20], where integration of multiple chips or compo-
nents into a single package is explored for continued system multi-functionality and
miniaturization.
However, in many of these approaches, the relatively large volume of the silicon
bulk compared to the volume of the active circuitry, even in thinned wafers, remains
untapped. To take advantage of this ’dead volume’ within the bulk of the silicon
wafer, microelectromechanical systems (MEMS) technology can be used to enable
integration of three-dimensional (3-D) functional devices into the substrate without
consuming valuable die area on the wafer surface or increasing the packaging com-
plexity.
1.1 Statement of the Problem
As an example of technologies that could greatly benefit from embedded 3-D struc-
tures, consider high-frequency switched-mode power converters designed for ultra-
compactness. By integrating 3-D magnetic components with digital control logic and
power electronic switchers on a single silicon chip, these integrated converters can be
utilized not only as small stand-alone chargers for portable electronics, but also as
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Figure 1: Illustration of a chip-scale integration scheme. A MEMS device is em-
bedded in the wafer volume and connected to the circuitry on the wafer front surface
using through-wafer interconnects.
indispensable components of compact electronic systems requiring multiple voltage
levels. The increase of the switching frequency of power converters into the megahertz
range reduces the required energy storage capability of the magnetic components in
these systems and therefore their volume, rendering the integration of microfabricated
magnetics on chip possible.
Embedding magnetic components within the wafer volume from the backside and
implementing high-power, through-wafer interconnect using MEMS technology for
connection to the digital control circuitry and power switches that are located on the
wafer surface, as shown in Figure 1, is a promising solution for realizing monolithic
ultra-compact power converter systems. This silicon-embedding approach, in compar-
ison to other integration schemes of 3-D structures such as surface-micromachining of
the devices on or beside the circuits, offers additional miniaturization and potential
performance benefits, which is especially desirable when system profile is a major
concern. To realize this concept, a few key tasks in the following areas have to be
performed:
1. Development of new advanced fabrication technologies to realize silicon embed-
ding of 3-D structures.
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2. Creation of high-current, through-wafer interconnects for connection from the
embedded device to circuitry.
3. Ability to incorporate a variety of magnetic materials when performance en-
hancement of the device is needed.
4. Exploration of new design space for the devices due to ultra-compactness and
silicon interaction.
5. Understanding of the complicated loss mechanisms at high frequencies in the
embedded devices.
6. Demonstration of device performance and successful in-circuit operation.
1.2 Objectives and Outline
The objective of the proposed research is to design, fabricate, characterize, and test
silicon-embedded magnetic components for on-chip integrated power applications.
The concept, as discussed before, is to embed magnetic components into the volume
of the silicon substrate and implement through-wafer interconnects for connection to
the circuitry on the wafer front side. Based on the requirements of DC-DC power
converters for driving light-emitting diodes (LEDs), the embedded toroidal inductors
have to possess both densely-packed thick windings and deep profiles to achieve high
inductances and low resistances within a limited footprint. To achieve it, as listed in
the previous section, six key tasks have to be accomplished.
In the remainder of this thesis, the chapters will be organized according to the
proposed six tasks. New fabrication technology developed for patterning inside deep
silicon trenches to create 3-D toroidal inductors will be introduced first. Processes for
incorporating through-wafer, high-power interconnects and integrating magnetic cores
into these inductors will then be discussed. Upon understanding the microfabrication
constraints, design and optimization strategies for the silicon-embedded inductors are
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presented, followed by inductor modeling to understand the losses in the embedded
inductors, which helps guide the inductor design and optimization process. Device
performance is then demonstrated through characterizations of the fabricated silicon-
embedded inductors and successful operation of the inductors in power converter
circuits. At the end, preliminary efforts in applying the silicon-embedded components




With technology development advancing every day, modern electronics never stops
evolving towards smaller, thinner and lighter devices while offering more and more
functionality. New concepts that may change our way of life continue to emerge, such
as motes, a concept brought up recently that is also called smart dust and wireless
sensing networks. Having a small, low-cost, low-power computer inside a mote, which
connects to the outside world through a radio link, can monitor one or more sensors
to gather information of interest. There are potentially many ways to utilize motes.
The fundamental idea about motes, though, is the tiny size and the associated tiny
cost.
MEMS technology utilizes microfabrication techniques to realize features in the
micron and nano scale, and provides miniaturization of various systems, which is
essential to many space-constrained applications. In particular, the integration of
magnetic components within silicon substrates using MEMS technology offers the
potential to create sensors, actuators, and energy conversion devices with high degrees
of compactness and functionality.
In portable consumer electronics devices with batteries, such as smart phones,
computers, tablets and GPS, multiple supply voltages have become very common
due to the coexistence of low-power digital circuits, high-speed digital circuits, and
analog/RF circuits on a single die, which necessitates the usage of DC-DC power
converters. Due to the stringent requirements of miniaturization and integration in
these systems, realization of ultra-compact power converters becomes necessary.
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2.1 Ultra-Compact Power Converters
DC-DC power converters are used to transform voltages between different levels and
comprise an indispensable part of many systems. Buck converters are commonly
used as a fundamental power management unit to provide regulated output voltage
and current for the loads from a non-regulated battery supply or higher supply rail.
Switched-mode inductive converters are the dominant type of DC-DC converters due
to their high power density, high efficiency, and excellent transient performance such
as line/load regulation. In addition, the recent progression of switched-mode power
conversion into the high frequency range reduces the required energy storage of the in-
ductor in the circuit, and consequently the volume of the inductor can be reduced [2],
[6], [9], [16], [21]–[25]. This reduced inductor size enables various integration tech-
nologies to be developed for realizing ultra-compact power converters with integrated
inductors.
The monolithic integration of passive and active components in a DC-DC convert-
er simplifies the external connection complexity, reduces the total footprint and cost,
and also introduces additional internal electrical benefits, such as enhancing the effi-
ciency and improving the output voltage regulation. With non-integrated converters
that have separate packaged controller chip and external inductors, significant energy
is dissipated in the interconnections due to parasitics either on the PCB board or
between the components. For application such as power supplies and light-emitting
diode (LED) drivers that require large output power, the energy loss due to off-chip
power generation and distribution increases significantly, which further reduces the
converter efficiency. In addition, delivering power to modules at a higher voltage and
converting the voltage down on chip could also scale down the current in the pow-
er delivery network [26]. All of these benefits motivate the development of a power
converter with higher degree of integration and higher switching frequency.
Currently, research in trying to develop ultra-compact power converters has been
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(a) (b)
Figure 2: A MicroSiPTM -enabled power converter device TPS8267xSiP from Texas
Instruments: (a) top view, and (b) cross-sectional view [1].
reported. Power-system-in-packaging (PSiP) and power-supply-on-chip (PwrSoC) are
the two prevailing approaches in realizing converter miniaturization with integrated
passive components. Below are examples of some work that employs various tech-
nologies to realize ultra-compact converters.
A series of commercially-available integrated DC-DC step-down converters using
MicroSiPTM technology is developed by Texas Instruments for low-power applications
[1]. The surface-mount technology (SMT) passive components, including inductors
and capacitors, are surface-mounted on top of a chip that is laminated in a FR-4
substrate, as shown in Figure 2. The converter has a size of 2.3 mm x 2.9 mm x
1 mm and operates at 5.5 MHz with an input voltage in the range of 2.3-4.8 V, an
output voltage of 1.8 V, a maximum efficiency of 90% and a maximum load current
of 600 mA.
Another integrated buck DC-DC converter using SMT air-core inductors is demon-
strated with a four-phase topology in [2] for multiprocessors with multiple supply
voltages. The inductors were soldered to the pads on the die side of the package,
as shown in Figure 3. The converter achieved an efficiency of 80-87% for an output
current of 0.3 A, an input voltage of 1.2 V, an output voltage of 0.9 V at an ultra-high
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Figure 3: The prototype of the integrated DC-DC buck converter with four air-core
inductors mounted on the package [2].
switching frequency of 100 MHz to 317 MHz and occupied an area of 1.28 mm x 0.99
mm under 90-nm CMOS technology.
With printed-circuit-board (PCB) technology, a DC-DC buck converter that mono-
lithically integrates controller and drive circuits, high-speed power MOSFET switches
and a spiral inductor is developed by Enpirion, Inc.(now with Altera) [3]. The pla-
nar inductor is manufactured on a two-layer PCB substrate with a size of 2.4 mm x
2.4 mm and has a single layer magnetic layer, which contributes to an inductance of
55 nH, as shown in Figure 4. Commercial products of both 12 V and 5 V DC-DC
step-down converters are supplied by the company using the developed technology.
The 12 V product series has a package size on the order of 10 mm x 10 mm x 3 mm
and a peak efficiency of 89%-95% with an output current on the order of a couple of
amperes.
A hybrid DC-DC converter was designed and fabricated with a dual spiral sand-
wiched thin film inductor micromachined on the side of the circuits [4], as shown in
Figure 5. The inductor with FeBN magnetic layers (5 mm x 5 mm) measured approx-
imately 1 µH and a quality factor of 4 up to 5 MHz. The buck converter with a size
of 15 mm x 12 mm x 1.5 mm achieved an efficiency of 80% at a switching frequency
8
(a) (b)
Figure 4: Integrated DC-DC buck converter from Enpirion (now with Altera), (a)
package assembly with CMOS die, wirebonds, and magnetic die, and (b) bottom
metal of the substrate with leads, ground pad, and spiral turns [3].
Figure 5: A DC-DC buck converter with a thin film inductor [4].
of 1.8 MHz, an input voltage of 3.6 V, an output voltage of 2.7 V and a maximum
power of 1.5 W.
Another ultra-compact buck converter is achieved by mounting an IC chip onto a
ferrite substrate where solenoid inductors are formed [27]. The size of the IC chip is
2.9 mm x 2.9 mm x 0.27 mm and the ferrite substrate has a size of 3.5 mm x 3.5 mm x
1.0 mm. At an input voltage of 3.6 V, an output voltage of 3 V, an efficiency of 93.4%
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(a) (b)
Figure 6: The integrated boost type DC-DC converter module, (a) the integration
structure and (b) the external view of the converter with embedded inductor [5].
is achieved at a switching frequency of 1.8 MHz, an output power of approximately 1
W, and a power density of 81.6 W/cc. The conversion efficiency also decreases with
a decreased output voltage. For example, the converter efficiency is less than 85% at
an output voltage of 1.5 V with the same circuits. A boost type converter using the
same integration approach is later demonstrated with a reduced system profile (2.5
mm x 2.5 mm) in [5], as shown in Figure 6. The converter works at an input voltage
range of 2.8 V to 4.5 V, an output voltage of 5 V, a maximum output current of 100
mA and a switching frequency of 2 MHz.
With microfabricated passive components, integration of a step-down DC-DC
power converter is achieved using SiP technology [28]. The passive components, in-
cluding inductors and capacitors, are fabricated on a separate die and flip-chip bonded
to the active die where power conversion circuits are. A maximum efficiency of 65%
at 80 MHz is achieved for an input voltage of 1.8 V, an output voltage of 1.1 V and
an output current of 100 mA. Later, the authors also demonstrated an ultra-compact
power converter with the same integration scheme, which exhibits an improved peak
efficiency of 87.5% at a switching frequency of 100 MHz and an output power of 85
mW [6], as shown in Figure 7.
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(a) (b)
Figure 7: Integration of microfabricated inductors with an active die using flip-chip
bonding [6].
Another ultra-compact buck converter with a microfabricated inductor is demon-
strated by surface mounting off-shelf ICs (TPS62601 from Texas Instruments) and
capacitors onto a planar inductor that is embedded in silicon with polymer-magnetic
power composite deposited on both sides of the silicon [7], as shown in Figure 8. The
inductor was measured an inductance of 390 nH and a quality factor of 10 at 6 MHz.
The buck converter has a size of 3 mm x 3 mm x 1.2 mm, and delivers 200 mA at an
output voltage of 1.8 V with an 80% efficiency at 6 MHz.
With on-chip surface-micromachining technology, a DC-DC converter with mono-
lithically integrated thin-film inductor is demonstrated in [8]. Two spiral thin-film
inductors with a bottom layer of NiFe magnetic core are surface-micromachined di-
rectly on top of the converter circuits to achieve an on-chip integration of the power
converter system, as shown in Figure 9. The area of the thin-film inductor is 3.5 mm
x 2.5 mm, while the area of the converter circuits is 4.8 mm x 4.8 mm. An inductance
of 0.49 µH and a quality factor of 4.8 at 8 MHz is measured for the micromachined
inductor. An efficiency of 72% is obtained for the converter at an input voltage of 3.5
V, an output voltage of 6 V, an output power of 360 mW, and an operating frequency
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(a) (b)
Figure 8: Photographs of (a) the cross section of a microfabricated power inductor
in silicon (PIiS) and (b) the integrated compact buck converter bonded on testing
board [7].
(a) (b)
Figure 9: Integrated planar inductor that is surface-micromachined directly on top
of DC-DC converter circuits [8].
of 8 MHz.
Another on-chip integrated DC-DC converter with a thin-film inductor is demon-
strated in [9]. The 4 mm x 4 mm thin-film inductor with CoHfTaPd magnetic layers
was fabricated by RF sputtering, photosensitive polyimide lithography and electro-
plating onto the 4 mm x 5 mm power IC, which includes the PWM controller and
the MOSFETs, as shown in Figure 10. The monolithic DC-DC converter achieved a
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(a) (b)
Figure 10: Integrated planar inductor that are surface-micromachined directly on
top of DC-DC converter circuits [9].
Table 1: Recent Work on Ultra-Compact DC-DC Converters
Sw. freq (MHz) L (nH) Vin (V) Vout (V) Iout (mA) ηmax (%)
[9] 3 960 5 3 300 83.3
[2] 100-317 4* 1.2 0.9 300 80-87
[6] 100 11 1.2 0.85 80.6 87.5
[26] 170 2*2 1.2 0.9 350 77.9
[1] 5.5 n/a 2.3-4.8 1.8 600 90
[3] 20 55 5 1.8 1000 90
[27] 1.8 1650 3.6 3 300 93.4
[7] 6 390 3.6 1.8 200 80
[8] 8 490 3.5 6 60 72
[4] 1.8 1000 3.6 2.7 500 80
maximum efficiency of 83.3% and a power density of 5.6 W/cm3 at an input voltage
of 5 V, an output voltage of 3 V, an output power of 1 W and a switching frequency
of 3 MHz.
Although these examples demonstrated ultra-compact power converters using var-
ious integration technologies, these converters are targeted at low-voltage low-power
applications, which can be seen clearly from Table 1 that summarizes the key in-
formation in the discussed work. However, for relatively high-voltage (up to a few
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hundred volts) and moderate-power (up to tens of watts) applications such as off-
line power supplies, light-emitting diode (LED) drivers, converters and inverters for
photovoltaic panels, and battery interface converters, a larger output current, a larg-
er input/output voltage, a larger voltage conversion ratio, and a larger efficiency of
usually above 90% is required, which has not been achieved by the published work.
Advances in miniaturization and integration of energy-conversion circuitry in this
voltage and power range would have a tremendous impact on many applications, and
are the interest of our work.
2.2 LED Drivers
Our PowerChip research program, funded by the ARPA-E agency of the US Gov-
ernment, is focused on the development of technologies to radically improve the size,
integration and performance of power electronics operating at up to grid-scale voltages
(e.g., up to 200V) and moderate power levels (e.g., up to 50 W), with an application
demonstrator of a high-efficiency LED driver [16]. Advanced Nitride power devices
and device reliability, integrated high-frequency magnetics and magnetic materials,
and high-frequency (HF) converter architectures are the key aspects in this program.
LED lighting promises unprecedented reductions in energy consumption, howev-
er, the demand for having high-power-density, high-efficiency, and high-power-factor
LED drivers has not been met. An investigation of the commercial LED drivers [15],
[29] shows that, among a group of commercial line-interfaced LED drivers in the 3-
30 W output power range, efficiencies in the range of 64-83% and power factors of
0.59-0.96 are found, with no systems achieving both high efficiency and high power
factor. The switching frequencies of these drivers were in the range of 57-104 kHz,
with correspondingly low power densities. The sizes of these drivers are dominated
by magnetic components due to their low switching frequencies and represents a sig-
nificant contribution to the overall size of the solid-state lighting system. Substantial
14
miniaturization of the drivers are achieved through a combination of architecture,
circuit topology, and adoption of greatly increased switching frequencies. Although
the values of inductors and capacitors vary inversely with the switching frequency, the
sizes of passive components do not necessarily decrease monotonically with frequen-
cy, owing to magnetic-core loss, voltage breakdown, and heat transfer limits [30]–[32].
Consequently, achieving substantial miniaturization through high-frequency opera-
tion further relies upon appropriate passives design and careful selection of circuit
topology to minimize the demands placed upon the passive components, especially
the magnetic components.
Circuit implementations and controls suitable for power levels of up to a few tens
of watts, mid-range input voltages of up to 200 V and LED string voltages in the range
of 30-40 V need to be developed. For DC-input applications, an efficient operation
across a wide input voltage range (25-200 V) is required.
2.3 Integrated Inductors
Passive components, namely inductors, transformers and capacitors, are often the
largest components in power electronics circuits. Although the profile of discrete
components with low inductance values have been reduced significantly, such as SMT
inductors [33], they usually do not provide a sufficient current driving capability and
off-chip connection and parasitics could induce significant losses.
As operating frequencies are increased, the physical size of the passive components
can, in theory, be correspondingly reduced, and new fabrication strategies for the
magnetics become possible. Realizing this reduction in size requires improvements
in magnetics technology. With sufficiently small volume, the magnetics can even be
embedded in the substrate of the power circuit or within a secondary substrate and
integrated into the same package with the power circuit.
As discussed before in the section of ultra-compact power converters, two main
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approaches are used to integrate inductors with the power converter circuits, SiP and
PwrSoC technology. SiP technology usually integrates inductor components with sil-
icon chips side by side or on top of each other in the same package [1]–[3], [5]–[7], [27],
[34]. Such inductors include SMT inductors [1], [2], inductors in PCB [3], inductors in
magnetic substrate [5], [27] and microfabricated inductors on a separate substrate [6],
[7], [28]. Although the sizes of these integrated passive components have been reduced
greatly, the total thickness of the package using SiP technology is still at least two
times that of a silicon chip. Power converters with on-chip integrated magnetic com-
ponents, although challenging, achieve the ultimate level of system miniaturization
as compared to SiP technology [8], [9], [35].
Motivated by this, various microfabrication technologies have been employed to
realize air-core and magnetic-core inductors directly on the silicon die [10]–[14], [35]–
[40]. For direct integration of inductors on the same substrate as the circuits, the
inductors can be surface-micromachined on or beside the active circuits, or embedded
into the substrate.
Planar inductors (spiral or racetrack), solenoid inductors and toroidal inductors
are the most commonly employed structures for on-chip integration. The advantage
of the planar inductor lies in its two-dimensional (2-D) structure that does not require
a complex fabrication process. Surface-micromachined air-core planar inductors can
be fabricated using one photolithography and sputtering/etching or electroplating
process. The magnetic fields created by these geometries, however, are not spatially
confined, and can potentially interact with the surrounding lossy materials, which may
lead to concerns in ultra-compact designs where components are located closely for
miniaturization purposes [3]. Magnetic materials can be deposited around the planar
inductor to confine its magnetic field and increase the inductance as well. Yet the
development of these materials itself is a non-trivial task and integrating them with
the windings complicates the inductor fabrication process significantly [35], [40]. To
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(a) (b)
Figure 11: An embedded planar inductor for on-chip integration [10].
avoid excessive process complication, sometimes planar inductors with only a single-
layer magnetic material are surface-micromachined on top of the converter circuits [8],
as shown before in Figure 9.
Embedding air-core planar inductors into the silicon substrate has also been
demonstrated recently [10], [11], [40], [41]. Figure 11 illustrates a silicon-embedded
planar inductor electroplated using a silicon substrate as a mold [10] that has an
inductance of 13.1 nH and a quality factor of 3.9 at 100 MHz in an area of 0.8 mm2.
Later the author also demonstrates another embedded planar inductor with an area
of 4.5 mm x 4.5 mm, an inductance of 4 µH and a peak quality factor of 19.6 at
2.5 MHz [41]. To improve the inductor performance, the bottom silicon layer under
the planar windings can be selectively removed [11], as shown in Figure 12. A high
quality factor of over 60 at 30-40 MHz was consequently measured with an inductance
of 2 µH for the embedded inductor. However, these planar inductors, as discussed
before, might cause interference problems in ultra-compact power converter systems.
Solenoid and toroidal inductors require more complex fabrication techniques due
17
(a) (b)
Figure 12: An embedded planar inductor with silicon partially removed under the
winding area, (a) schematic view, and (b) cross-sectional view of the fabricated in-
ductor [11].
to their 3-D structures [12]–[14], [36]–[39], however, they offer some distinct advan-
tages. Toroidal inductors constrain the magnetic flux within a closed path in con-
trast to the substrate-penetrating magnetic field that planar inductors generate, and
therefore can mitigate the magnetic interference problem with surrounding objects
and complex shielding techniques can be bypassed. This flux containment offered
by toroidal inductors may be of special importance for ultra-compact converters, in
which the physical separation of components is minimized. In addition, various well-
developed magnetic cores can be readily integrated with solenoid/toroidal inductors
using different techniques without complicating the process significantly [14], [37],
[42].
Previous efforts to embed solenoid/toroidal inductors within the volume of silicon
substrates have also been reported [12]–[14], [43]. A silicon-embedded RF solenoid
inductor with suspended aluminum windings is demonstrated in [12] using a concise
process technology without employing lithography process on sidewall and trench-
bottom patterning, as shown in Figure 13. Inductances of 2.2 nH, 3.3 nH and 3.6 nH
are measured with quality factors of 23.7, 17.8 and 14.4, respectively, at approximately
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Figure 13: A silicon-embedded solenoid inductor with suspended windings [12].
(a) (b)
Figure 14: Embedded toroidal inductors with suspended windings, (a) solenoid
inductor, and (b) toroidal inductor [13].
4.5 GHz. Figure 14 shows an air-core embedded toroidal inductor fabricated in a
silicon cavity with suspended windings using anisotropic silicon etching and spray
coated photoresist for conductor patterning [13]. The toroidal design with the largest
inductance exhibits an inductance of 9.06 nH and a peak quality factor of 17.8 at 3.1
GHz. Figure 15 illustrates a silicon-embedded toroidal inductor with an integrated
MnZn ferrite composite core [14]. An inductance of 43.6 nH and a peak quality factor
of 16.2 is achieved by the 2.9-mm2 inductor. An embedded toroidal inductor with a
laminated NiFe core is also developed in a footprint of 5.6 mm x 5.6 mm in [43]. The
inductor exhibited an inductance of 500 nH for up to 10 MHz, a DC resistance of 95
19
(a) (b)
Figure 15: Silicon-embedded toroidal inductors with magnetic core, (a) schematic
view, and (b) a SEM image of the fabricated inductor [14].
Table 2: Comparison of the measured inductances and quality factors of various
silicon-embedded inductors
Reported work Type L(nH) Qmax@freq
Fang [14] Toroid 43 16@60 MHz
Liang [12] Solenoid 3.3 17.8@4.5 GHz
Gu [13] Toroid 9.06 17.8@3.3 GHz
Wu [10] Planar 15.8 5.5@16 MHz
Pan [11] Planar 2000 60@30 MHz
mΩ and a maximum quality factor of approximate 20 at 2 MHz.
In general, these solenoid/toroidal inductors possessed a shallow profile and sparse
windings due to fabrication limitations and therefore achieved mostly low inductance
values that were only suitable for RF application, as summarized in Table 2. When
considering the next-generation power converter systems with operating frequencies
of 10-100 MHz, high inductance and substantial conductor thickness in excess of those
achievable by RF inductors is required. These goals dictate embedded toroidal in-
ductors with deep profiles (on the order of hundreds of micrometers), dense windings,
thick conductors and integrated magnetic materials if needed, which suggests that
fundamental advances in fabrication technologies would have to be made to enable
patterning in deep trenches to generate these structures.
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2.4 Patterning on Non-Planar Surfaces
Since embedding structures inside silicon requires patterning in deep silicon trenches,
which dictates non-planar fabrication technologies that are significantly different than
patterning on planar surfaces, a discussion of the reported non-planar fabrication
techniques is presented in this section.
Generally, two techniques have been demonstrated to be capable of patterning on
3-D recessed surfaces: a spray-coating technique with proximity lithography, and a
shadow mask method. The spray-coating of photoresist has been well-studied and
reported to generate defined features in etched silicon trenches [13], [44], [45]. How-
ever, to enable pattern definition on the trench sidewall, the trenches would have
to be formed with slanted sidewalls, which could result in a trench opening seven
times larger than the trench bottom , which obviously increases the footprint of the
device [13].
Shadow masking can also be used for patterning in trenches. Traditional shadow
masks are 2-D planar structures that are aligned and attached to the device wafers to
define metal patterns during evaporation [46], [47]. This approach is challenging for
deeply recessed surfaces because of the pattern blurring introduced due to the gap that
exists between the planar shadow mask and the recess. Recently, 3-D shadow masks
that possess self-aligning mechanical structures have been demonstrated to enable fine
feature patterning in deep recessed surfaces [48]–[50]. However, the deposited metal
layer is not uniform across the non-planar surfaces, and the margins between the drop-
in mask and the trench sidewalls do not favor the use of conformal deposition methods
such as sputtering when sidewall coating is needed. For sidewall patterning, the
directional evaporation method required multiple sample tilts during deposition [49],
which exacerbates the pattern blurring problem due to multiple depositions. Thus,
there is a continuing need to further develop patterning technologies on non-planar




The silicon-embedding approach has found applications in integrating many MEMS
devices and structures such as accelerometers [51], [52], microgenerators [53], inter-
connects and copper circuitry [44], [46], magnetic components [10]–[13], [54], Hall
sensors [47], and microfluidic devices [48].
To date, most of the published research has focused in embedding two-dimensional
(2-D) structures into a silicon substrate due to their less complex geometry and ease
in fabrication process [10], [11], [44], [46]. Significant challenges remain in embedding
complex three-dimensional (3-D) structures with deep profile into the silicon. Cre-
ation of devices directly inside the silicon trenches with batch-fabrication-compatible
technology, although challenging, needs to be addressed.
In this chapter, two different approaches for embedding 3-D toroidal inductors
into deep silicon trenches with vertical sidewalls are first presented, based on the
development of a lithography-based technique and a shadow-mask technique respec-
tively. Then, processes for incorporating through-wafer interconnects into the em-
bedded inductors is introduced to realize connection from the device to circuitry on
the wafer surface. To further enhance the inductor performance, magnetic cores can
be integrated into the toroidal inductors using a drop-in approach, which is compat-
ible with both of the aforementioned embedding technologies. In addition, based on
the shadow-mask approach, a creative process for implementing double-layer winding
structures into the embedded inductors is also developed, overcoming the fabrication
constraints and boosting the inductance within the limited footprint. At the end, a
discussion about the developed processes is presented.
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3.1 Lithography-Based Approach
The lithography-based approach combines a spray-coating technique with thick e-
poxy patterning and dry-film lithography on non-planar surfaces to enable creation
of complex 3-D structures in deep silicon trenches. A schematic of the embedded
inductor design resulting from this approach is shown in Figure 16. Conductors are
defined in the etched trench using spray coating and fine proximity lithography. Pat-
terning on the vertical sidewalls is avoided by processing thick SU-8 to form a mold
for electroplating the vertical conductors. An air gap must be maintained between
the SU-8 mold and the sidewall to facilitate seed layer removal, which isolates the
device at the end of the fabrication process. The complete process flow for realizing
the embedded inductor is shown in Figure 17. The through-wafer interconnects are
temporarily ignored in the process here as they will be introduced later. For better
illustration, the silicon wafer is drawn upside down throughout the entire process,
and the front and back side of the wafer will be referred to as indicated in Figure 17.
(a) (b)
Figure 16: Schematic of the embedded 3-D toroidal inductor using lithography-
based approach: (a) wafer front side with silicon substrate drawn partially transparent
and SU-8 epoxy removed to illustrate the embedded structures; and (b) wafer back
side with cross-sectional cut.
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Figure 17: Fabrication process of the toridal inductor using the lithography-based
silicon-embedding approach.
Figure 18: Patterned seed layer in silicon trench with rounded-off edges in step (2).
Referring to Figure 17, fabrication begins with a standard 4-inch silicon wafer in
step (1), whose thickness is 500 µm and resistivity is in the range of 1-30 Ω · cm.
A silicon trench of 300 µm depth and 2 mm width is first etched into the back
side of the wafer through the Bosch inductively coupled plasma process as shown
in step (2). A cavity-shaping technique is utilized to form rounded-off edges during
24
Figure 19: Electroplated bottom copper conductors in the trench in step (5).
Figure 20: Electroplated vertical copper conductors with SU-8 mold (transparent)
in step (6).
the etching to facilitate uniform coverage of spray-coated photoresist on the edges.
After deposition of PECVD oxide as an insulation layer and metal sputtering, spray
coating of photoresist, proximity lithography and wet etching is performed to obtain
a patterned seed layer for radial windings on the recessed bottom surface of the trench
as shown in steps (3) and (4). With a spray-coated photoresist mold defined again
in step (5) to protect the metalized trench sidewalls and wafer surface, radial copper
windings are then electroplated. After hard baking the photoresist, thick SU-8 is cast
and patterned in the trench, followed by electroplating to form the vertical conductors
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Figure 21: Laminated and patterned dry-film photoresist in step (7).
Figure 22: Patterned seed layer after lift-off of dry film in step (8).
in step (6). In this step, good wetting of the SU-8 vias prior to electroplating is the
key to ensure high-quality bottom-up filling of the vias because air bubbles tend to
be trapped in the vias due to the high aspect ratios of these vias and the surface
hydrophobicity of the cross-linked SU-8. Surface treatment and vacuuming can help
to remove the bubbles and facilitate the electroplating process. To fabricate the radial
conductors on top of the SU-8 mold, a laminated dry-film technique is employed to
generate a patterned seed layer through a lift-off process on the complex 3-D surfaces,
as shown in steps (7) and (8). The dry film prevents the gap between the SU-8
mold and the silicon substrate from being sputter-coated, which would otherwise be
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Figure 23: The fabricated inductor embedded in silicon using the lithography-based
approach.
challenging to remove due to the nature of the narrow gap. An additional layer of
patterned photoresist under the dry film, as shown in step (7), can facilitate clean
removal of the dry film in acetone. The top radial conductors are then formed by
electroplating in step (9) and the device is completed after removing the hard-baked
photoresist layer using oxygen plasma and etching away the underlying seed layer in
step (10).
Scanning Electron Microscopy (SEM) images and optical photomicrographs of the
partially-fabricated devices are presented for selected steps in Figure 18, 19, 20, 21, 22
and a completed inductor with 25 turns is shown in Figure 23 with electrical testing
pads located on one radial conductor that is intentionally separated into two pieces.
The minimum gap between two adjacent copper conductors in the inner diameter of
the inductor is approximately 120 µm and the vertical conductors buried in SU-8 at
the inner diameter are approximately 125 µm by 160 µm. The inductor top surface
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is approximately 100 µm higher than the silicon surface due to the fact that SU-8 has
to be cast thicker to enable reflowing and planarization across the substrate during
soft baking steps.
3.2 3-D Shadow-Mask Approach
The shadow-mask approach utilizes a specially-designed 3-D silicon shadow mask that
is formed through multilevel wafer etching to realize direct patterning of the metal
layer on both the vertical sidewall and the bottom surface of the deep trench simulta-
neously. Moldless electroplating can then follow to form the copper conductors along
the entire vertical sidewall and the bottom surface of the trench simultaneously. The
overall processing time of the shadow-mask approach is significantly reduced com-
pared with the lithography-based approach due to the elimination of several lithogra-
phy steps, thick epoxy processing steps and the lengthy via-filling step. A schematic
of the inductor structure resulting from this approach is shown in Figure 24, which
possesses a slightly different geometry than in the lithography-based approach. For
Figure 24: Schematic of the embedded 3-D toroidal inductor using the 3-D shadow
mask-based approach: bottom view of wafer back side. Some radical conductors are
removed for illustration, and silicon substrate is drawn partially transparent to show
the through-wafer interconnects on the front surface of the wafer.
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example, the vertical conductors sit directly on the passivated sidewalls of the sili-
con trench with no air gap introduced between them. These conductors are isolated
from each other by the recesses etched into the vertical trench sidewalls. The upper
surface of the fabricated inductor is maintained coplanar with the backside surface of
the wafer.
The fabrication process of the shadow-mask approach proceeds in two parts. First,
the 3-D silicon shadow mask is designed and fabricated; then, the 3-D shadow mask
is applied to the inductor fabrication. It should be noted that the shadow mask, once
fabricated, can be reused.
To enable conductors to be formed on the vertical sidewalls of the silicon trench
directly, a conformal metal deposition method (sputtering) has to be used in order
to obtain a uniform seed layer on all exposed areas (bottom and side) of the deep
trench. However, sputtering could introduce severe pattern blurring due to the non-
directional characteristic of the sputtered metals and the intrinsic margins that exist
for registering and inserting the shadow mask into the device wafer. Therefore, special
features on the shadow masks and device wafers have to be designed to ensure clean
pattern definition through metal layer sputtering.
The design and registration schematic of the shadow mask is illustrated in Fig-
ure 25. The multiple spoke-like structures, when looking at the bottom side of the
shadow mask, as shown in Figure 25(a), are designed to fit into the silicon trench and
define the spacings between adjacent copper conductors during metal sputtering. The
protruding ends on the spokes, as seen from the magnified views, are designed to fit
into the recesses that have been etched into the vertical sidewalls of the silicon trench,
achieving self-isolation of the conductors to be fabricated on the vertical sidewalls.
The underlying mechanism, as shown in Figure 25(b), is that the tortuous path be-
tween regions 1 and 2 prevents the sputtered metals from entering the recess, keeping




Figure 25: Schematic of the designed 3-D shadow mask: (a) bottom view of the
mask with details of the 3-D spoke structure, (b) top view of the mask after insertion
into the device wafer with magnified view of the registration scheme. The portion of
the shadow mask that covers regions 1 and 2 in the magnified view of (b) is drawn
partially transparent for illustration.
to-be-formed vertical conductors on the trench sidewalls. In addition, the protruding
ends on the spokes also act as alignment marks during registration and insertion of
the shadow mask into the device wafer.
The detailed process for fabricating the 3-D silicon shadow mask is shown in
Figure 26. Starting with a standard 4-inch wafer that is 500 µm thick in step (1),
a double-layer mask consisting of oxide and photoresist are first formed through wet
etching and photolithography in step (2). The photoresist mask is used for etching
200 µm silicon into the wafer through Bosch process, as shown in step (4), which
defines the thickness of the connection framework in the shadow mask, and the oxide
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Figure 26: Fabrication process of the 3-D silicon shadow mask.
mask is used to etch 300 µm silicon to form the spokes as well as the open area in the
mask that allows metal to be deposited through, as shown in step (5). An additional
shallow etching step is conducted in step (3) prior to the etchings in step (4) and
(5) in order to compensate for the lower etching rate of small patterns at the inner
diameter of the inductor, which is due to Deep Reactive Ion Etching (DRIE) lag. This
shallow etching step is critical as non-uniformity-based over-etching of the spokes and
framework may result in overly fragile structures. At the end, after stripping the oxide
in step (6), the silicon shadow mask is ready for use. SEM images of the fabricated
3-D silicon shadow masks are shown in Figure 27.
Once the shadow mask has been fabricated, inductor fabrication can commence.
The complete process flow for fabricating the embedded inductors using the pre-
manufactured shadow mask is illustrated in Figure 28. The cut line to show the
cross section of the inductor in the process flow is assumed to go through one bottom
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Figure 27: SEM images of the fabricated 3-D silicon shadow mask: (a)-(c) tilted-
view and (d) side-view of the spoke structure.
Figure 28: Fabrication process of the embedded toroidal inductors using the 3-D
shadow mask-based approach. Features are not drawn to scale.
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winding in the left trench and the gap area between two adjacent windings in the
right trench. Therefore, all the drawings are completed based on this assumption.
Starting with a standard 4-inch wafer that has a thickness of 500 µm and a
resistivity in the range of 1-30 Ω·cm in step (1), a silicon trench with vertical sidewalls
and recesses into the sidewalls is first formed using Bosch etching process as shown in
step (2). After deposition of a passivation layer such as PECVD silicon dioxide, the
pre-fabricated 3-D shadow mask is aligned with and inserted into the trench using
a flip-chip bonder (Finetech Fineplacer Lambda) in step (3). The shadow mask is
placed on the bonder stage while the device wafer is positioned on the bonder arm.
The wafer is aligned with the shadow mask, and brought into contact with the mask
using a force of 3 N. This force was found to allow complete insertion during successful
alignment, but not to cause device or mask damage even in the case of misalignment
and insertion failure. Tape-based adhesive is temporarily applied after mask insertion
to maintain the contact between the mask and the device wafer, and is removed once
the metal deposition is completed. The alignment accuracy of the bonder is 0.5 µm
and the registration margins between the shadow mask and the device features are
designed to be 10 µm, well within the aligner tolerances. To guarantee a well-defined
metal pattern, the height of the spokes on the shadow masks must match with that
of the trench within a maximum error of 70 µm, which is achievable since the depth
of Bosch etching can be rather accurately controlled.
With the shadow mask inserted, a thick layer of Ti/Cu (1 µm) is then sputtered
into the trench, and the subsequent physical removal of the shadow mask results in
this layer being patterned both on the vertical sidewall and at the bottom surface,
as shown in step (4). To electrically connect the seed layer patterned in individual
trenches for subsequent electroplating, a second thin metal deposition (3000 Å) is
conducted with silicon donut structures masking the trench area, as shown in step
(5). These silicon donut structures are simple 3-D silicon shadow masks that can
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be designed to be either individual drop-in masks or an integrated mask wafer with
connecting frame between donut structures. In step (6), photoresist is then spray-
coated to protect the wafer surface and electroplating is performed to obtain the
copper conductors in the trench, from sidewalls to the bottom surface. After pho-
toresist stripping and seed layer removal in step (7), pre-molded solid epoxy donuts
are dropped into the silicon trench and melted at a temperature of 130 ◦C to fil-
l the trench and prepare a planarized surface for top conductor fabrication. After
evaporation of a seed layer (Ti/Cu) and photoresist patterning in step (8), electro-
plating follows to form the top radial conductors. The fabrication process concludes
by stripping the photoresist and etching away the seed layer in step (9).
Figure 29: Etched silicon trench with vertical sidewalls in step (2).
Figure 30: Registered 3-D silicon shadow mask into the device wafer in step (3).
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Figure 31: Patterned seed layer on 3-D recessed surfaces of the trench in step (4).
Figure 32: Electroplated vertical and radial conductors in the trench in step (5).
Figure 33: The fabricated inductor embedded in silicon substrate using the 3-D
shadow mask-based approach.
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Since the vertical copper conductors sit directly on the trench sidewalls in the
shadow mask-based embedding design, no complex dry-film technology is needed for
fabrication of the top radial conductors as used in the lithography-based approach. In
addition, the uncrosslinked epoxy in the trench can be removed easily if required [55],
resulting in a real air-core inductor if the epoxy core is not desired. Photomicrographs
of the partially-completed devices in selected steps are shown in Figure 29, 30, 31,
32 and the fabricated inductors are shown in Figure 33 with two circular pads of 500
µm in diameter designed for probing and electrical testing. Well-patterned radial
conductors with a constant gap of 100 µm at the bottom surface of the silicon trench
can be seen clearly through the transparent epoxy. The gap between the top radial
conductors gradually widens from the inner and outer edge of the trench to the middle
to facilitate timely and uniform etching of the seed layer after electroplating.
3.3 Interconnect Integration
In order to electrically connect the embedded toroidal inductors to circuitry on the
wafer front surface, through-wafer interconnects have to be implemented. Due to the
power requirements of the DC-DC converters for driving LEDs, these interconnects
have to handle current in the order of amperes. The interconnect technique proposed
here is compatible with both of the silicon-embedding approaches presented above,
and the details for integrating interconnects into the original inductor fabrication
processes are shown in Figure 34.
The steps from the original inductor processes are labeled with the same numbers
as before and the added steps for fabricating the through-wafer interconnects are
labeled in alphabetical order. After silicon trenches are etched into the wafer back
side in step (2), through-silicon vias and countersunk trenches for embedding the
interconnects on the front side of the wafer can be etched using a patterned photoresist
mask and an oxide mask respectively, as shown in steps (a)-(c). Then after forming
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Figure 34: Process integration of through-wafer interconnects with (a) lithography-
based approach and (b) shadow mask-based approach.
the patterned seed layer in the trench as before in step (3), metallization of the
interconnect trenches is completed through sputtering and lift-off of the dry-film
photoresist as shown in step (d)-(4). When electroplating is conducted to form the
copper conductors in the silicon trench, the through-wafer interconnects and testing
pads are also formed simultaneously, as shown in step (5). The remaining steps for
fabricating the inductors are the same as presented before and will not be repeated
here.
Results of the fabricated interconnects in selected steps are shown in Figure 35,
36, 37, 38 and the completed inductors with integrated through-wafer interconnects
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Figure 35: Etched silicon trench with through-silicon vias in step (c).
Figure 36: Metalized through-silicon vias and patterned seed layer for conductors
in the silicon trench in step (4).
are shown in Figure 39.
3.4 Magnetic Core Integration
Air-core magnetics offer the advantages of avoiding magnetic core losses as well as
avoiding the need for a fabrication process incorporating special materials [30], [56],
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Figure 37: Electroplated conductors in the silicon trench with electroplated through-
wafer interconnects in step (5).
Figure 38: Partially-completed inductors with through-wafer interconnects after
SU-8 patterning.
[57], and are suitable for converter circuits operating at very high frequencies since
they usually provide limited inductance values. With the addition of the magnetic
material, magnetic-core inductors possess increased inductance and quality factor.
Magnetic materials usually make it possible to reduce the footprint/height of the
inductor needed to achieve high efficiency in power converter.
For high-frequency DC-DC power converters that switch at frequencies of 10 MHz
to 100 MHz [21], [58], the required inductance from the integrated inductor varies de-
pending on circuit topologies and power/voltage levels; however, in general, they
fall into the range of hundreds of nanohenries. With microfabricated air-core in-
ductors, the realization of hundreds of nanohenries of inductance within a limited
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Figure 39: Images of the fabricated inductors with through-wafer high-current in-
terconnects.
volume/footprint is often infeasible due to microfabrication constraints. Even when
feasible, such inductance values are usually achieved at the expense of the DC resis-
tance of the inductor and its current handling capability. To address this problem,
soft magnetic material can be employed as a magnetic core to boost the inductance of
the embedded inductor and enhance its performance. Monolithic fabrication process-
es for integrating inductors with various magnetic materials have been reported [14],
[37], [40].
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Based on the developed silicon-embedding techniques, core integration can be
achieved by dropping in appropriately-shaped materials at the midpoint of the wind-
ing fabrication process [59]. Since the magnetic cores are prepared separately from
the winding fabrication process, the drop-in approach allows the use of various well-
developed magnetic materials.
Figure 40 illustrates the detailed core integration process based on the shadow-
mask approach. A partially-completed inductor with lower and vertical windings
fabricated within a silicon trench is first prepared as shown in step (a) using the
3-D shadow-mask approach. In parallel, a toroidal magnetic core with appropriate
Figure 40: Fabrication process of silicon-embedded inductors with dropped-in mag-
netic cores.
(a) (b)
Figure 41: A partially-completed inductor with bottom and vertical windings (a)
and an iron powder core from Micrometals (b): before and after lapping.
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magnetic properties and thickness is identified in step (b). If the magnetic core is
thicker than the desired inductor height (for example, commercial iron powder/ferrite
cores typically have a thickness in millimeter scale), it should be thinned prior to
integration, which can be achieved by lapping for iron powder and ferrite cores. A
photomicrograph of a partially-completed inductor with bottom and vertical windings
and an iron powder core before and after lapping is shown in Figure 41. The core
thickness before and after lapping is 1.78 mm and 200 - 250 µm respectively. The inner
diameter of this core is 2.24 mm and the outer diameter is 5.08 mm. Upon completion
(a) (b)
(c) (d)
Figure 42: Fabricated silicon-embedded toroidal inductors with integrated iron pow-
der cores (a)-(c) and a metallic CoNiFe core (d).
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of the lapping, a 5-µm-thick parylene layer can be deposited onto the core to ensure
electrical insulation between the inductor windings and the core during integration.
This insulation layer may not be necessary if the selected magnetic core has high
resistivity, as in the cases of some iron powder cores and NiZn ferrites. However, it
may need to be thickened when low-resistivity metallic cores are employed. After
the magnetic core is insulated, it is dropped into the partially-completed inductor as
shown in step (c). Solid SU-8 epoxy pieces are then melted at 130 ◦C to fill in the
trench; lapping of SU-8 can be conducted to achieve planarization if necessary and
cross-linking of the SU-8 follows to secure the core. Fabrication of the top conductors,
as introduced in the shadow-mask approach before, then completes the device.
Photomicrographs of fabricated inductors with various integrated cores are shown
in Figure 42. The inductor height is in the range of 250-300 µm and the thickness
of the core is approximately 200-250 µm. The copper thickness in the device is
approximately 30 µm.
3.5 Double-Layer Winding Structure
So far, the micromachined inductor structures that have been presented have only
single-layer windings. Although discrete inductor components often have multiple
layers of windings wound around a magnetic/non-magnetic core to boost the induc-
tance, it is hard to implement multi-layer windings in microfabrication due to the
complex processing difficulties. While the technology we developed for embedding 3-
D devices into deep silicon trenches enables on-chip integration of toroidal inductors
with a tall profile, the patterning resolution on top of 3-D recessed surfaces is limited
compared to patterning on planar surfaces. Since the inner diameter is significantly
smaller than the outer diameter in a toroidal design, the feature sizes along the inner
diameter are significantly smaller than anywhere else, and therefore constrain the
maximal number of turns that can be put into the inductor. Together with the fact
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that the center area in the toroidal inductor does not contribute to the inductance
of the device, unlike solenoid and planar inductors, toroidal designs often exhibit a
lower inductance density, which could result in a non-sufficient inductance for our
targeted applications.
To enhance the inductance density and overcome the patterning resolution con-
straints on the inner diameter of the toroidal inductors, embedded inductors with
(a)
(b)
Figure 43: Embedded toroidal inductor with double-layer winding design, (a) the
concept of implementing double-layer windings, (b) detailed geometry design.
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double-layer winding designs are proposed based on the 3-D shadow mask approach,
as shown in Figure 43. The concept behind the double-layer winding design is shown
in Figure 43 (a), with a comparison to the previous single-layer design. Basically, in
a double-layer winding design, the conductors will complete two loops instead of one
loop in the trench before going to the next turn. Therefore, the number of the wind-
ings in the embedded inductor will be doubled without changing the footprint and
height of the inductor. However, since one of the vertical conductors will be buried
under a top conductor after completing two loops in the same turn, it is difficult
to connect the buried vertical conductor to the non-buried vertical conductor in the
adjacent double-layer turns, as shown in the right drawing of Figure 43 (a). To solve
this problem, the two-layer inner vertical conductors are designed to be overlapped
with each other while the outer vertical conductors are not overlapped, as shown in
Figure 43 (b). Therefore, no outer vertical conductors will be buried under the top
conductor connecting other outer vertical conductors, which can be seen from the
conduction path as illustrated by the red arrows in the magnified view of Figure 43
(b), and single-layer top conductors can be designed to complete the conduction loop
and save fabrication efforts. The blue color in the figure denotes the windings on
the inner layer of the conduction loop and the yellow color denotes the windings on
the outer layer of the conduction loop in the trench. The second-layer vertical and
bottom conductors are fabricated directly on top of the first-layer conductors with
an insulation layer between them based on our previously-developed shadow mask
approach. Since the two-layer inner vertical conductors overlap with each other com-
pletely, it reduces the constraints of the patterning resolution on the inner diameter
as well.
Using the pre-manufactured 3-D shadow masks, the detailed process for fabricat-
ing the embedded toroidal inductors with double-layer windings are shown in Figure
44 with both 2-D drawings of the cross-sectional cut through the line AA’ shown in
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Figure 44: Fabrication process of the embedded inductor with double-layer wind-
ings: 2-D cross-sectional drawings and 3-D drawings in selected steps.
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Figure 43 (b) and 3-D drawings shown for selected steps. Starting with a standard
4-inch silicon wafer in step (1), silicon trenches are first etched into the substrate
through Bosch process in step (2). After passivation of the wafer, a 1.5-µm-thick
seed layer (Ti/Cu) is sputtered into the trench using the 3-D shadow mask designed
for the first-layer windings and electroplating follows to form the first-layer bottom
and vertical windings, as shown in step (3) and (4). Then after photoresist removal
and seed layer etching, a 10-µm-thick parylene layer is deposited onto the wafer in
step (5), protecting the completed first-layer windings during the formation of the
(a)
(b)
Figure 45: Fabricated 3-D shadow masks for defining the first-layer windings (a)
and the second-layer windings (b).
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Figure 46: Patterned seed layer for the first layer of copper windings.
Figure 47: Electroplated two-layer bottom and vertical windings.
second-layer windings. In step (6), the 3-D shadow mask designed for the second-
layer windings can be used to define the sputtered seed layer (Ti/Cu, 2.5 µm thick)
on the parylene surface and electroplating can be conducted to form the second-layer
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Figure 48: The fabricated silicon-embedded toridal inductors with double-layer
windings.
inductor windings, as shown in step (7). After patterning a spray-coated layer of pho-
toresist as the mask, parylene is etched using oxygen plasma to expose some parts of
the first-layer windings in order to make connection to the top conductors, as shown
in step (8). Solid SU-8 epoxy is then melted and patterned in the trench after strip-
ping the photoresist mask in step (9). With evaporated seed layer and spray-coated
photoresist as the mold in step (10), the top conductors for connecting the double-
layer vertical and bottom windings are electroplated, completing the conductor path.
With photoresist removal and seed layer etching, the device is completed as shown in
step (11).
Images of the pre-manufactured 3-D shadow masks for the first-layer windings and
second-layer windings are shown in Figure 45. Photomicrographs of the partially-
completed inductors in selected steps are shown in Figure 46, 47, and images of the
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completed inductors are shown in Figure 48. The inner diameter of the inductor is 2
mm and the outer diameter is 6 mm. The inductor height is approximately 300 µm.
The copper thickness in the device is approximately 20 µm.
3.6 Summary
In this chapter, MEMS technology for enabling embedding of 3-D functional struc-
tures into the silicon volume on the backside of the wafer is introduced. Two different
approaches for fabricating the 3-D structures in deep silicon trenches are developed,
the lithography-based approach and the 3-D shadow mask-based approach, with each
having its own advantages and limitations.
By using well-established conventional techniques, the lithography-based approach
enables batch fabrication of the devices and offers great design and fabrication flexibil-
ity. In this approach, there are no techniques that are specific to the inductor device
itself, such as spray-coating techniques, proximity lithography, thick SU-8 patterning,
and dry-film lithography. Therefore, the same set of techniques can be potentially
applied to fabricate other 3-D devices with device-oriented adjustments. Further,
devices with different embedding depths can also be realized from batch to batch
without changing the masks.
However, due to the processing of thick SU-8 epoxy that is needed in forming the
mold for housing the vertical copper conductors, the lithography-based approach is
time-consuming. Tens-of-hour electroplating is also required to fill such a thick SU-8
mold to form the vertical conductors. Besides, special care needs to be taken during
patterning steps on top of the cross-linked SU-8 structures because SU-8 structures
tend to delaminate due to its thermal expansion mismatch with silicon when there is
elevated temperatures, such as during baking steps and metal deposition steps. The
thickness of the thin silicon layer that remains on top of the embedded device has to
be sufficient to withstand the possible stress that builds up in the silicon due to the
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shrinkage/expansion of the cross-linked SU-8 epoxy and not too fragile to hamper
the wafer handling. The uniformity of the silicon dry etching process (around 10 µm
variation in our case) also needs to be taken into consideration when determining the
thickness since it affects the thickness uniformity and mechanical strength of the thin
silicon layer. Depending on the mechanical strength of the integrated chip required,
constraints on the thickness of the remaining silicon layer has to be understood prior
to device design and fabrication.
In the shadow-mask approach, based on the structure of the toroidal inductors,
special features are designed on the 3-D shadow mask to ensure that the vertical con-
ductors in the toroidal inductor can be formed simultaneously with the bottom radial
conductors during one copper electroplating step, eliminating the multiple lithogra-
phy steps, thick SU-8 patterning process, and bottom-up electroplating of the SU-8
vias and therefore reducing the overall process time significantly compared to the
lithography-based approach. The fact that the shadow-mask process is less complex
also leads to a higher yield of devices in fabrication than the lithography-based ap-
proach. Although fabrication of the shadow mask does take time, the shadow mask
can be reused to produce multiple device wafers. Besides, since there is no gap be-
tween the embedded device and the sidewall of the silicon trench, and the top surface
of the embedded device is fabricated coplanar with the substrate in the shadow-
mask approach, the integrity and mechanical strength of the integrated chip is better
maintained. The direct contact of conductors with silicon (with a silicon dioxide lay-
er in between) also results in a better heat dissipation of the device during in-circuit
operation since silicon is a better heat sink compared to epoxy. In addition, when con-
sidering the core integration and development of double-layer winding structures, the
shadow-mask approach is also more compatible compared to the lithography-based
approach.
While the shadow mask approach offers great benefit in many aspects, care should
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be taken to ensure high processing quality in forming the shadow masks. For example,
any dirt or residues that are not removed from the wafer surface prior to DRIE etching
will act as masks in the dry-etching step and generate defects that prevent the shadow
mask from being in good contact with the device wafer. In addition, the height of the
embedded inductor and the number of the masks that can be put into one shadow-
mask wafer is also limited by the fragility of the mask. Since the thickness of the
silicon framework connecting individual shadow masks is determined by the wafer
thickness and the height of the spokes, with a given wafer thickness, the taller the
spokes (which is desirable for taller devices and higher inductance), the thinner the
silicon framework. With this thin silicon framework, the shadow-mask wafer can also
become increasingly fragile with an increasing number of devices incorporated. To
address this problem, a reinforcing outer frame can be designed to help strengthen
the shadow-mask wafer, which is maintained at the original substrate thickness, as
shown in Figure 49. For demonstration here, six shadow masks are fabricated in a
100-mm-diameter wafer with a reinforcing outer frame that has the original substrate
thickness. The robustness of the outer frame greatly facilitates the mask handling,
Figure 49: A 3-D shadow-mask wafer with a reinforcing outer frame.
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insertion, and removal during the inductor fabrication process. Fabricated shadow-
mask wafers have been reused over thirty times without failure. Further, it should
be emphasized that this process is batch-fabrication compatible, as six devices are
fabricated simultaneously with a single 100-mm-diameter mask insertion. Denser
packing, smaller devices, and larger/thicker mask wafers could enable more masks




EMBEDDED INDUCTOR DESIGN AND MODELING
After the silicon-embedding technologies are developed, the next step in enabling
embedded inductors for integrated power converter applications is to understand how
to design the inductors that meet the circuit performance requirements.
4.1 Circuit Topology
Since inductor characteristics depend strongly on the circuit topology and perfor-
mance, details of our targeted converter circuit, where the inductor needs to operate,
are first introduced here.
A merged-two-stage circuit topology suitable for efficient LED drivers operat-
ing from a wide-range dc input voltage in the high-frequency (HF) regime (3-30
MHz) is developed by our collaborators in the ARPA-E program [15], as shown in
Figure 50. This two-stage approach is based on a soft-charged switched-capacitor
pre-regulator/transformation stage and a high-frequency magnetic regulator stage.
Figure 50: A merged two-stage conversion architecture having a switched capaci-
tor first stage that provides voltage pre-regulation and transformation, and a high-
frequency magnetic stage that provides fine regulation of the output [15].
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Figure 51: Schematic of the switched capacitor pre-regulator/transformation stage
of the merged two-stage converter [15].
The first stage, that is, a variable-topology switched-capacitor (SC) circuit, oper-
ates at moderate switching frequencies, such as tens to hundreds of kHz. The details
of the circuit with the controller design is shown in Figure 51. It is realized with
energy transfer capacitors (C1-C2) and power transistors (M1-M8), which are con-
trolled to turn on and off by a micro-controller at a fixed frequency with 50% duty
ratio. The SC circuit can achieve high power density and efficiency. However, the
SC converter alone cannot efficiently provide the fine voltage regulation capability
needed in this application. This stage serves both to reduce the voltage range over
which the second stage needs to operate, and to reduce the maximum voltage level
for which the second stage must be designed.
The second stage is a magnetic-based stage that provides both additional voltage
transformation and fine voltage regulation, and is operated at high frequency such
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Figure 52: Schematic of the second magnetic-based regulation stage operating at
high frequency [15].
as 3-30 MHz in order to minimize the magnetic component size. The topology of
the second stage is selected such that it requires relatively small inductor values
and inherently absorbs parasitic capacitance as part of circuit operation, as shown in
Figure 52. Many converters operating from high voltages at low powers (tens of watts)
suffer from large-valued inductors. A benefit of this topology is that it operates with
high inductor current ripple, yielding a relatively small value of inductance and small
magnetic energy storage. Moreover, as the system architecture enables a relatively
low value of Vint, the needed value of inductance is further reduced. Lastly, the soft-
switched nature of the circuit topology enables relatively high switching frequency to
be achieved with acceptable loss, further reducing the required inductance value.
In summary, soft charging of the switched capacitor circuit, zero voltage switching
of the high-frequency regulator circuit, and time-based indirect current control are
used to maintain high efficiency, high frequency and power density, and high power
factor for our targeted applications.
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4.2 Inductor Requirements
Inductor characteristics are mainly described by two parameters, inductance and
quality factor (or loss). Inductance defines the energy storage capability of an inductor
and quality factor describes how lossy an inductor is. There are also other design
parameters such as saturation current (if there are magnetic cores), breakdown voltage
and heat dissipation capability that should be examined about the inductor once the
inductance and quality factor requirements are met.
In general, with switch-mode buck converters, the minimum required inductance
by the converter circuit is a function of its operating frequency, input-to-output volt-
age differential, and the peak-to-peak inductor current, as shown in equation (1):
L =
Vout(Vin − Vout)
Vin · f · Ip−p
, (1)
where Vin is the input supply voltage, Vout is the converter output voltage, f is the
switching frequency, and Ip−p is the peak-to-peak current.
From the equation, higher peak-to-peak inductor current allows for a lower induc-
tance value. A lower inductance minimizes size and cost and improves large-signal
and transient response of the circuit. However, the circuit conversion efficiency is
reduced due to high peak currents and higher peak-to-peak output-voltage ripple for
the same output capacitor.
A higher inductance increases circuit efficiency by reducing the ripple current;
however, resistive losses due to extra wire turns can exceed the benefit gained from
lower ripple current levels especially when the inductance is increased without also
allowing for larger inductor dimensions.
Since the required inductor characteristics depend strongly on the circuit topol-
ogy and performance, and the circuit performance depends strongly on the inductor
characteristics as well, co-optimization of the circuit and inductor is needed [60], as
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shown in Figure 53. Given performance objectives such as conversion efficiency, in-
put voltage, output voltage, output power, etc., circuit simulation is performed to
determine the requirements on inductor performance at the desired frequency such
as inductance and maximum allowed loss. Then the inductor design process is con-
ducted to find a feasible design for meeting the requirements. The circuit simulation
can then be performed again based on the specific inductor design to predict the
corresponding circuit performance. If a feasible design could not be found based on
the specified inductor requirements, for example, due to fabrication limits, different
switching frequencies can be selected and circuit simulation can be conducted again
to find a new set of requirements. This process can be iterated until feasible designs
are found.
Based on our targeted circuit topology as discussed in the section above, a nu-
merical circuit simulator is implemented in computationally efficient functions in the
MATLAB programming language [16]. The circuit simulation begins by specifying
Figure 53: Co-optimization approach for circuit and inductor design [16].
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the converter objectives of input and output voltage, and output power. These are
the fixed inputs to the circuit simulation. There are also input variables that char-
acterize the converter FET and diode, including the FET output capacitance, the
FET on-state resistance, a resistance in series with the FET capacitance, the diode
forward voltage drop, the diode junction capacitance, and the resistance in series
with the diode capacitance. These input variables have initial fixed values. However,
the simulation is capable of optimally scaling the FET channel width to minimize
semiconductor losses.
Once the operating frequency and inductor capacitance is chosen, the circuit sim-
ulation determines the inductance required to process the specified power at the spec-
ified voltages given the specified operating frequency and transistor characteristics.
The simulation also produces current and voltage waveforms within the converter
from which the inductor losses can be calculated, the FET and diode losses used for
calculating the total circuit efficiency, and the optimized scaling factor of the FET
channel width.
4.3 Inductor Design Methodology
Upon determination of the required inductance and allowed inductor losses by the
converter circuit, a methodology is needed to guide the inductor design and optimiza-
tion process in order to find an embedded inductor with the proper geometry that
meets the performance standards.
In 2012, Han et al., reported a design procedure for integrating low-permeability
ferrite cores into printed circuit board (PCB) coils for high-frequency power appli-
cations [61]. Extrapolating this procedure directly to the microfabrication regime,
however, poses challenges due to the presence of different constraints.
Embedding toroidal inductors into silicon imposes volumetric and microfabrica-
tion constraints that put additional limitations on inductor design parameters and
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complicate the trade-offs to be made in designing the embedded inductors:
1. The maximum achievable copper thickness for the embedded inductor windings
is often limited by fabrication technology and device geometry, which leads to
a non-negligible winding resistance that is less frequently a concern in PCB
inductors and wire-wound inductors.
2. On-chip integration and silicon embedding of the toroidal inductors puts vol-
umetric constraints on the device footprint and height. The inductor should
neither occupy an area larger than the chip, nor possess a height exceeding the
thickness of a silicon substrate.
3. A limited footprint and patterning resolution implies that only a limited number
of turns can be fabricated, imposing a limit on the maximum inductance that
can be achieved. In addition, a tradeoff between the inductance and resistance
needs to be considered since squeezing more turns into the inductor results in
increased resistive loss that may affect the device performance.
These constraints dictate an unusual design and optimization methodology for
embedded inductors compared to wire-wound inductors and PCB inductors. As a
result of these constraints, the design problem we are trying to solve becomes:
”For a given footprint and a targeted inductance value, can we design a silicon-
embedded inductor (with air core or magnetic core) that satisfies fabrication con-
straints and achieves the required quality factor at the desired frequency?”
4.3.1 Air-Core Embedded Inductors
To tackle the problem, air-core inductors are first considered.
The inductance and quality factor of an embedded toroidal inductor can be cal-














where Lair stands for the inductance of the embedded air-core inductor, N is the
number of turns in the inductor, h is the inductor height (or the depth of embedding
into the substrate), do, di are the outer and inner diameter of the toroidal induc-
tor respectively, Qair is the quality factor of the air-core inductor, ω is the angular
frequency with ω = 2πf where f is the switching frequency, RCu denotes the losses
coming from the copper windings in the embedded inductor and Rsub denotes the
losses induced by the silicon substrate.
Given the targeted inductance value,the required number of turns in the inductor
can be calculated from equation (2) after determining the desired inductor geometric
parameters under fabrication constraints. The achievable quality factor can then be
estimated using equation (3) providing that the losses in the inductor are understood
for the calculated number of turns at the frequency of interest. This process can
be iterated to explore the design space comprised of geometric parameters until an
optimal or satisfactory design is obtained.
Since the inductor footprint is given, do is a fixed value in equation (2). h should
be chosen to be the maximum depth that could be etched into the substrate, which
also becomes a fixed value once the substrate is selected because the larger the value
of h, the better the device performance. Consequently, what’s left in equation(2) that
could be varied is di. However, the selection of di is often constrained by patterning
resolution and fabrication technology.
If the quality factor calculated from equation (3) is not sufficient based on the
selected design parameters, the losses in the embedded inductors need to be under-
stood in order to determine the right optimization strategy in improving the design
results. Depending on the significance of the different losses in the embedded toroidal
inductor, there are two different optimization strategies.
• Regime A: If the substrate-induced loss Rsub is comparable to the copper loss
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RCu or dominates, substrate loss should be suppressed first to see if the design
performance is satisfactory instead of focusing on geometry optimization of the
inductor itself.
• Regime B: If the substrate-induced loss Rsub is negligible compared to the copper
loss RCu or has been suppressed to be, optimization of the inductor geometry
is now the focus to reduce the winding losses, such as selecting a different inner
diameter, increasing copper thickness, increasing winding width, and reducing
resistive losses, etc.
Although the inductance of toroidal inductors can be estimated with good accu-
racy using well-developed formulae in literature, the losses in the embedded inductor
are more difficult to predict due to the complex electromagnetic phenomena that
could arise at high frequencies, which makes the critical process of estimating the
device quality factor difficult.
4.3.2 Loss Mechanisms
To estimate the winding loss and substrate-induced loss, different loss mechanisms
existing in the embedded inductors need to be understood first. Depending on the
origins of the losses in silicon-embedded inductors, they can be divided into two cate-
gories: magnetically-driven losses and electrically-driven losses. Magnetically-driven
losses are related to the magnetic field generated in the inductor, often with leak-
age components penetrating into the substrate as well, which lead to eddy current
loss in the copper windings as well as in the substrate if the substrate is conductive.
Electrically-driven losses are caused by the electric field that exists in both the in-
ductor and the substrate due to voltage drops; such losses include ohmic loss in the
windings and parasitic coupling loss that arise from the voltage difference present at
the winding-to-winding and winding-to-substrate proximity [62], [63]. Although the
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loss estimation problem can be addressed by means of numerical modeling, quasi-
analytical approaches can be useful to gain design insight [14]. To make the problem
more tractable for quasi-analytic modeling, the relative significance of these losses is
first analyzed.
To estimate the eddy current loss in the inductor windings, various analytical
models have been developed in the literature [64]–[66]. For example, a model to
estimate the eddy current loss in toroidal inductor windings with low-permeability
cores has been studied [65] based on Dowell’s model that estimates copper loss due
to the skin effect [64]. However, when using these analytical models, care should
be taken since these models are usually not universally applicable. Finite element
modeling (FEM) can also be used to predict the inductor loss accurately, although it
takes a significant amount of computational effort.
The eddy current loss induced in the silicon substrate at our frequency of interest
(3-30 MHz) is negligible [67] because toroidal design offers a good confinement of the
magnetic flux in a closed path and the leakage flux from the bottom and vertical
windings into the substrate is limited.
Among electrically-driven losses, ohmic loss in the inductor windings is represented
by the DC resistance of the inductor, which can be calculated based on the winding
geometry and usually does not contribute to a significant part of the inductor losses
at high frequencies. However, parasitic coupling losses can have a dramatic impact
on the inductor performance.
Parasitic coupling loss varies with frequency, inductor geometry and the prop-
erties of the substrate. Lumped element models have been developed to take in-
to account the parasitic capacitances and resistances from the silicon substrate for
surface-micromachined RF planar inductors [68]. However, there is a lack of models
for describing the embedded toroidal inductors.
In embedded inductors, the major parasitic capacitance stems from the proximity
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of the copper conductors to the silicon substrate because typically these conductors
have large area and are insulated from the silicon substrate by a thin insulation layer
(e.g., PECVD-deposited SiO2). The existence of parasitic resistance is due to the
finite conductivity of the silicon substrate. These parasitics form a network through
which the electrical signal can be coupled, and therefore generate substrate loss that
could exceed the copper loss in some cases. To minimize the losses associated with
substrate parasitics, removing the silicon completely or partially under the embedded
planar inductor was demonstrated to be effective [11], [13]; however, this approach is
not suitable for our approach where power converter circuitry is to be manufactured
on the silicon above the embedded toroidal inductor. Adding a metal shielding layer
between the inductor and the substrate can reduce the parasitic coupling effect [69].
However, it also leads to a lowered device inductance, and additional losses can be
introduced in the shielding layer.
With these complicated loss mechanisms existing in the embedded inductors at
high frequencies, the ability to understand the significance of different losses, model
the silicon-embedded inductors, and predict their performances is required for the
inductor design and optimization process.
4.3.3 Loss Modeling
A distributed equivalent circuit model is proposed to explore the loss characteristics
of the silicon-embedded toroidal inductors at our frequencies of interest. The circuit
model provides a simplified way to gain insight into the two major loss components
in the embedded inductor: copper loss in the inductor windings and substrate loss
due to parasitic coupling.
Since winding losses haven been studied extensively in the literature, various well-
developed analytical models can be used to model the copper loss in the toroidal
windings [64], [65], [67], [70], [71]. Substrate-induced parasitics are estimated based
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on the inductor geometry and the electrical properties of the embedding materials.
These parasitics are then used to estimate values for the elements in the distributed
circuit model, which is then simulated to obtain the losses attributable to parasitics.
The proposed circuit model takes the geometric design of the inductor and the
electrical properties of the embedding and insulating materials as input, and outputs
the frequency-dependent inductance, resistance and quality factor of the inductor at
an operating frequency of interest. This model also predicts the magnitudes of the
losses in the inductor windings and in the substrates separately. In this model, we
take the embedded inductor as a turn-by-turn-based distributed set of magnetically-
linked turns. Each turn is modeled as a lumped element possessing a single-turn
inductance, single-turn resistance and single-turn parasitics that are translated from
the geometric and material information of the turn based on a physical model for
the turn. An equivalent circuit model of the entire inductor can then be derived as
a network of lumped-element parameters. With the estimated values for single-turn
lumped-element parameters, the equivalent circuit model is then simulated in Hspice
at the targeted frequency, and the complex impedance of the embedded inductor is
obtained, from which the inductance and resistance of the inductor can be derived.
The details of this modeling procedure are presented as follows.
The proposed physical model for extracting the parasitics of the embedded con-
ductors in the silicon trench is shown in Figure 54(a) [72]. Each single turn in the
toroidal inductor includes a bottom conductor, a top conductor and two vertical con-
ductors and is designed to be identical except for the two terminating turns that
connect to the testing pads. Since the area of the vertical conductors in contact with
the substrate is small compared to the area of the the bottom conductor, parasitic-
s induced by the vertical conductors can be ignored. The top conductor is in far
proximity from the silicon substrate, and so does not contribute to substrate para-




Figure 54: Illustration of (a) a physical model for two adjacent turns and (b) the
simplified distributed circuit model for an embedded inductor that has 25 turns as
an example.
the adjacent bottom conductors in the trench are shown in the figure as as example.
The parasitic capacitance existing between a single inductor turn and the silicon





where εox is the permittivity of the oxide insulation layer, At is the conductor area in
contact with the substrate and dox is the thickness of the oxide layer. Cox−pad is the
parasitic capacitance between the testing pads and the substrate, estimated using the
same formula. The turn-to-turn parasitic capacitance Ctt and the oxide-to-substrate
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capacitance CSi is small compared to Cox and therefore is ignored in the simplified
distributed circuit model, as shown in Figure 54 (b).
Since the substrate thickness is comparable to the width of the conductor, the






where ρ is the resistivity of the silicon substrate, ltt is the distance between adjacent
conductors and ASi is the cross-sectional area of the silicon bulk.
By taking each turn as a lumped element with a single-turn inductance, single-
turn resistance and single-turn parasitics based on the proposed physical model, an
equivalent distributed circuit model of the entire inductor can be obtained in Figure
54 (b).
Since the single-turn inductance elements are defined as coupled inductors in H-
spice in order to account for the fact that all the inductor turns share the same
magnetic flux and therefore have the same induced voltage difference, the single-turn
inductance Lt can be obtained from:
Lt = L/N
2, (6)
where N is the number of turns, and L is the overall inductance of the toroidal
inductor, which can be estimated from equation (2).





where R can be estimated using Dowell’s method.
By supplying the two terminals of the embedded inductor with an AC current
source having a unit magnitude, the distributed circuit model is simulated in Hspice
over the frequency range of 100 kHz to 100 MHz and the voltage across the inductor,
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which equals the complex impedance ZAC of the inductor, is calculated. The equiv-
alent resistance (R) and inductance (L) of the embedded inductor can subsequently
be obtained from the real and imaginary part of the complex impedance. The quality
factor can then be calculated.
Following this approach, the characteristics of toroidal inductors both with and
without silicon embedding are simulated and the results are shown in Figure 55. All
the simulated inductors have the same geometrical design, that is, an inner diameter
of 2 mm, an outer diameter of 6 mm, a height of 300 µm, a turn number of 25, and
a copper thickness of 30 µm.
The non-embedded inductor stands for the inductor design without a lossy sub-
strate, for example, it can be a design on a glass substrate. In such an inductor,
there are no substrate parasitics, and consequently no substrate coupling loss. The
simulated quality factor of the non-embedded inductor increases monolithically with
frequency, while that of the inductor embedded in silicon with a 1.2-µm-thick oxide
insulation layer is degraded at frequencies above 10 MHz, illustrating the detrimental
impact of substrate parasitics at high frequencies.
Upon verifying the parasitic coupling loss, the possibility of reducing the substrate
parasitics to an extent not affecting the inductor performance at frequencies above 10
MHz is examined through modeling. Based on the equivalent circuit model, without
changing the inductor winding design itself, there are potentially two ways to reduce
the substrate coupling effect: reducing the parasitic capacitance Cox and optimizing
the parasitic resistance RSi.
Under practical fabrication consideration, the possibility of increasing the thick-
ness of the insulation layer to reduce the parasitic capacitance is first examined with-
out changing the inductor winding design, substrate resistivity or the insulation ma-
terial (PECVD-deposited SiO2). The corresponding simulation results are shown in









































































Figure 55: Simulated inductance (L), quality factor (Q) and resistance (R) of the
non-embedded and embedded inductor in a standard-resistivity (1-30 Ω · cm) silicon











































































Figure 56: Simulated inductance (L), quality factor (Q) and resistance (R) of the
non-embedded and embedded inductors in standard-resistivity (1-30 Ω · cm) silicon
substrates that are deposited with different insulation thickness.
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diameter of 2 mm, an outer diameter of 6 mm, a copper thickness of 30 µm, and a
height of 300 µm. From the simulation results, a thin insulation layer, for example,
1.2 µm, can be observed to induce a considerable amount of loss into the embedded
inductor at frequencies above 10 MHz and the inductor exhibits a low resonance fre-
quency of below 100 MHz as well, while a thick insulation layer, for example, 48 µm,
only induces a small amount of loss into the inductor at very high frequencies such
as above 70 MHz. Obviously, the thicker the insulation, the less lossy the embedded
inductor. However, the improvement in the quality factor could reach a saturation
after increasing the oxide thickness beyond certain point, as can be seen from Figure
57 that summarizes the simulated quality factors at 50 MHz vs. oxide thickness-
es from results in Figure 56. Besides, given fabrication constraints, there is also a
limitation on the maximum thickness of the SiO2 layer that can be deposited using
PECVD technology. Therefore, 12 µm is chosen as a practical thickness of the oxide
layer. Introducing other insulation materials with lower relative permittivity could
also serve as a way to reduce the parasitic capacitance; however, the difficulty in
Figure 57: Simulated quality factors (Q) at 50 MHz of the embedded inductors in
standard-resistivity (1-30 Ω · cm) silicon wafers passivated with various oxide thick-
nesses.
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integrating other materials into the fabrication process and their compatibility with
the CMOS processes needs to be considered.
With an insulation thickness maximized under practical fabrication constraints,
the effect of varying parasitic resistance to further reduce the substrate coupling loss
is investigated. With the inductor geometry being maintained again the same as
before and a fixed oxide thickness of 12 µm, variation of the substrate resistivity is
simulated and the results are shown in Figure 58. At frequencies below 30 MHz,
the inductor performance is not affected by the substrate resistivity to as low as 1
Ω ·cm. However, at higher frequencies, wafers with standard resistivities (1-30 Ω ·cm)
are found to generate more losses than wafers with higher resistivities such as 500
Ω · cm and 2000 Ω · cm. Also, the simulated quality factor of the embedded inductor
does not increase monolithically with increase of the substrate resistivities, as can
be seen from Figure 59 that summarizes the information of simulated quality factors
at 100 MHz vs. substrate resistivities from Figure 58. The inductor embedded in 1
Ω · cm silicon exhibits a higher quality factor than the 500 Ω · cm case because there
is a low-frequency resonance issue in the inductor with the low substrate resistivity
of 1 Ω · cm although they exhibit similar losses. Nonetheless, once passing certain
resistivity, the quality factor would increase monolithically with increasing substrate
resistivities.
This observation corresponds to the understanding of two extreme cases of having
either a zero or an infinite substrate resistivity. When there is a substrate resistivity
of zero, there would be no loss coming from the parasitic resistance as there is no
parasitic resistance, although there would be current present; when there is a substrate
resistivity of infinity, there would be no loss as well since the induced current would
be zero although there is parasitic resistance. Therefore, there is a worst case where
substrate loss will be the largest at certain resistivity. Care should be taken to











































































Figure 58: Simulated inductance (L), quality factor (Q) and resistance (R) of the
non-embedded and embedded inductors in silicon substrates that possess different
resistivities.
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Figure 59: Simulated quality factors (Q) at 100 MHz of the embedded inductors in
silicon wafers with various resistivities.
quality factor of the embedded inductor in a substrate with a resistivity of 2000
Ω ·cm approaches that of an inductor without silicon substrate, considering the ready
availability of the high-resistivity silicon substrates ranging from 100 Ω · cm to 10000
Ω·cm in practice, substrate-associated losses in the embedded inductor can be further
suppressed by adopting high-resistivity silicon substrates if necessary.
In conclusion, based on the distributed circuit model that we developed, substrate
parasitic losses can significantly degrade the device performance at high frequencies
and lower the resonance frequency. Depending on the operating frequency of inter-
est and performance requirements, appropriate handling of the substrate parasitics
should be determined.
For our targeted applications operating at 3-30 MHz, the above modeling results
suggest that after employing an oxide thickness of 12 µm, the substrate parasitic
losses are not significant compared to the copper loss in the embedded inductor.
Therefore, the optimization strategy in Regime B should be followed if an initial
air-core design is not satisfactory, that is, efforts should be put into optimizing the
inductor geometry itself instead of suppressing substrate parasitics in order to improve
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the device performance.
4.3.4 Magnetic-Core Embedded Inductors
If the required inductance cannot be achieved with air-core embedded designs un-
der fabrication constraints, or the quality factor of the optimized air-core design is
not sufficient at the frequency of interest, as we stated before, magnetic cores can
be integrated into the silicon-embedded inductors. The fabrication technology to
achieve core integration has already been demonstrated in the chapter about silicon
embedding technologies.
Although inductance can be enhanced through core integration, including soft
magnetic materials in the embedded inductors may introduce additional core-associated
losses. These losses may be exacerbated at high frequencies due to the fact that many
magnetic materials become extremely lossy in the megahertz range. Without careful
design and optimization, unacceptable core losses could overwhelm the gain in the
inductance enhancement. Therefore, appropriate magnetic materials suitable for the
targeted frequency must be selected.
Losses in the magnetic materials arise from a variety of causes including hysteresis
loss, eddy current loss, and anomalous loss. Integrating magnetic material into the
silicon-embedded inductor could also lead to coupling losses since the core will be in
close proximity to the windings and the silicon substrate. To minimize the complexity
of the design process and eliminate the possible coupling and eddy current losses in
the magnetic material, only magnetic cores with high resistivities are considered in
our designs. Consequently, hysteresis loss will be the main cause for core-associated
loss in the embedded inductor and a less-complex design methodology for the silicon-
embedded magnetic-core inductors is enabled.
For a targeted inductance value within a given footprint, our design methodology
addresses an inductor with a maximized quality factor based on the trade-offs between
75
copper loss and core loss.
The inductance and quality factor of an embedded magnetic-core inductor can be
calculated from the following equations:




















where µr is the relative permeability of the integrated magnetic materials, tcore is the
thickness of the integrated core, tcore
h
represents the fraction of the inductor volume
comprised of magnetic material assuming that the core has the same lateral dimension
as the inductor, and Rcore is the core-associated loss in the embedded inductor.
Given the targeted inductance value, after determining the permeability and thick-
ness of the magnetic material to be integrated in addition to the winding geometrical
parameters as we discussed before for the winding designs, the required number of
turns in the cored inductor can be calculated from equation (8). Since a thick insula-
tion layer will also be employed in the embedded magnetic-core inductors, substrate
coupling loss (Rsub) can be ignored at our frequency of interest based on the modeling
results from the air-core inductors. The resistive loss originated from the microfab-
ricated inductor windings (RCu) is non-negligible. Therefore, the achievable quality
factor can then be estimated using equation (9) providing that the copper loss and
core loss in the inductor are understood for the calculated number of turns at the
frequency of interest.
The hysteresis loss in the magnetic cores (Rcore) is usually described in terms of
Steinmetz parameters, i.e., volumetric power loss density versus peak flux density
at different operating frequencies. For commercial magnetic cores, volumetric power
loss versus frequency is usually provided in the material technical information. If
not, a characterization technique as described in [73] can be utilized to obtain the
information or impedance characterization of the cores with wound wires (negligible
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resistive loss) can be performed under the desired excitation condition to obtain the
core loss.
If the quality factor calculated from equation (9) is not sufficient based on the
selected design parameters, analysis of the losses is needed to determine the right
optimization strategy in improving the design results. Depending on the significance
of different losses, the optimization strategy can be divided into three regimes.
• Regime A: If RCu ≫ Rcore, which is often the case for microfabricated induc-
tors with limited copper thickness working at low frequencies, or with low-
permeability magnetic materials, the optimization strategy should be to maxi-
mize the core volume and minimize the number of turns to reduce the copper
loss.
• Regime B: If RCu ≪ Rcore, which is often the case for core-integrated induc-
tors at high frequencies, or with high-permeability magnetic materials, the core
thickness should be reduced with the number of turns increased until a mini-
mum total loss is obtained or core saturation limit is reached. In the cases of
having extremely lossy magnetic material, changing the material could be the
favorable alternative.
• Regime C: If RCu is comparable to Rcore, an optimization should be obtained for
a turn number and a core thickness that enables RCu +Rcore to be a minimum.
As an example to demonstrate the methodology, silicon-embedded inductors in-
tegrating iron powder cores are designed for two different inductances as shown in
Table 3. Material mix -2 and -6 from Micrometals [74] are selected due to their stable
performance for frequencies up to 100 MHz. These materials have permeability in
the range of 8.5-10 and are specially designed to have low losses for operation at tens
of megahertz. Since the copper loss is related to the number of turns in the inductor
and the core loss can be affected both by the number of turns and the core thickness,
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Table 3: Design Results Following the Proposed Design Methodology and Optimiza-
tion Strategy for Silicon-Embedded Magnetic-Core Inductors
Design I Design II
Case 1 Case 2 Case 1 Case 2
Design goals
Targeted inductance (nH) 300 300 600 600
Design parameters
Inductor height (µm) 300 300 300 300
Inductor outer diameter (mm) 6 6 8 8
Inductor inner diameter (mm) 2 2 3.6 3.6
Core material -2 -6 -2 -6
Core permeability 10 8.5 10 8.5
Desired core thickness (µm) 250 250 250 250
Design results
Estimated turn No. 23 25 39 42
Estimated Cu loss (Ω) @10 MHz 0.4 0.4 0.8 0.8
Estimated core loss (Ω) @10 MHz 0.08 0.07 0.32 0.24
Estimated Q @10 MHz 39 40 34 36
the inductor design procedure is actually an iterative process following our design
methodology.
First, assuming the core loss is negligible compared to the copper loss at 10 MHz,
following the strategy discussed in Regime 1, a maximized core thickness of 250 µm is
selected and the number of turns is calculated using equation (8), as shown in Table
3. Second, estimations of the copper loss and core loss at the calculated number
of turns are performed and the results are shown in Figure 60. The copper losses
are obtained from measurements of fabricated air-core inductors with the desired
number of turns wile the core losses are obtained from measurements of the wire-
wound inductors with the desired core thickness and number of turns. As can be seen
from Figure 60 and summarized in Table 3, at the frequency of 10 MHz, the copper
loss is approximately 0.4 Ω for Design I and 0.8 Ω for Design II while the core loss is






























Figure 60: Estimated copper loss in the microfabricated windings and core loss in
the magnetic core under low voltage excitation condition.
the materials to be integrated. This verifies our assumption and validates our choice
of maximizing the core thickness. Therefore an optimized design has been achieved.
The quality factor can then be estimated using equation (9) based on the inductance
and the estimated losses, which is also shown in Table 3. If the core loss is estimated
to be larger than the copper loss at the calculated number of turns, the core thickness
should be reduced and the losses should be re-estimated based on the re-calculated
value for the number of turns. This process should be iterated until an optimized or
satisfactory design is found, as discussed in Regime 2 and 3.
79
CHAPTER V
DEVICE CHARACTERIZATION AND TESTING
Testing of the embedded inductors comprises two parts: characterization of the de-
vices themselves and testing of the inductors operating in the targeted power con-
verter circuits. In the following sections, characterization results of the embedded
air-core and magnetic-core inductors will first be presented, followed by in-circuit
testing results of our inductors.
5.1 Inductor Characterization
The embedded inductors are designed with electroplated pads at the two terminals for
measurements. Electrical characterization is performed by probing on the pads of the
inductor with two copper pins that are connected to an impedance analyzer (HP4194),
as shown in Figure 61. Calibration of the impedance analyzer is performed prior to
inductor measurements to eliminate the interference of the interface parasitics on the
measurement results, including the interface connector and the copper probes. The
Figure 61: Inductor measurement setup with the impedance analyzer shown on the
left and the probe station shown on the right.
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inductance and resistance of the device under test is extracted from the imaginary
and real part of the measured impedance in the frequency range of 100 kHz to 100
MHz.
In this section, measurements results of the silicon-embedded inductors fabricated
based on the various embedding technologies that we have developed will be presented
sequentially.
5.1.1 Embedded Air-Core Inductors
5.1.1.1 Lithography-Based Approach
There are three inductor designs that have been fabricated using the lithography-
based approach, as shown in Figure 62. The details of their geometries are as follows.
Design I has 25 turns, an inner diameter of 2 mm, an outer diameter of 6 mm,
a height of 350-450 µm, a constant gap of 100 µm between adjacent windings, a
copper thickness of 20-25 µm, and is embedded in a 300-µm-deep trench in standard-
resistivity (1-30 Ω · cm) silicon that is passivated with a 6-µm-thick oxide layer.
Measurement results of the fabricated design I inductors are shown in Figure 63.
Inductances of 43-45 nH and maximum quality factors of 5-6 are achieved for these
inductors.
Design II has 25 turns, an inner diameter of 2 mm, an outer diameter of 6 mm, a
(a) (b) (c)
Figure 62: Fabricated three embedded inductor designs: (a) design I, (b) design II,






































































Figure 63: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the embedded inductor design I fabricated using
the lithography-based approach. Device 1 and Device 2 denotes two inductors of
nominally identical design as described in the text.
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height of approximately 400 µm, a gap equal to the winding width, a copper thickness
of 20-25 µm, and is embedded in a 300-µm-deep trench in standard-resistivity (1-30
Ω · cm) silicon that is passivated with a 6-µm-thick oxide layer. Measurement results
of the fabricated inductor using the lithography-based approach are shown in Figure
64 and compared to an inductor that is also partially released in the trench. An
inductance of approximately 60 nH, a DC resistance of 400 mΩ and a quality factor
of 4.5 at 10 MHz is measured for the unreleased inductor.
Note that this batch of the fabricated inductors does not have a thick insulation
layer as suggested by the modeling results. Therefore, substrate parasitics might have
a detrimental effect on the inductor performance at high frequencies.
Partial release of the embedded inductor is conducted to confirm the parasitic cou-
pling effect between the embedded windings and the substrate. The partial release is
achieved through performing an abrupt heating and cooling cycle on the embedded
inductor such that the inductor is still embedded in the silicon trench, yet an air gap
is introduced between some of the bottom radial windings and the silicon substrate
due to partial delamination of the inductor body from the silicon trench. Consequent-
ly, the parasitic capacitance due to winding-to-substrate proximity is reduced. The
measured inductor quality factor improves to 17.5 at approximately 70 MHz from the
original 4.5 at approximately 10 MHz, suggesting that the coupling effect has been
reduced at high frequencies.
Upon verifying the significance of the substrate parasitic coupling through thin
insulation layers, a 12-µm-thick oxide layer is employed for inductor design III that
is fabricated subsequently. Design III has 50 turns, an inner diameter of 4 mm,
an outer diameter of 8 mm, a height of 350-400 µm, a constant gap of 100 µm, a
copper thickness of 20-25 µm, and is embedded in a 300-µm-deep trench in standard-
resistivity (1-30 Ω · cm) silicon. Measurement results of the fabricated inductors are









































































Figure 64: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the embedded inductor design II fabricated using
the lithography-based approach.










































































Figure 65: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the embedded inductor design III fabricated using
the lithography-based approach. Device 1-3 denote three inductors of nominally i-
dentical design as described in the text.
5.1.1.2 Through-Wafer Interconnects
The integration of through-wafer interconnects with embedded inductors is also demon-
strated using the lithography-based approach as an example. The fabricated inductor
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design III demonstrates an inductance of 110 nH and a DC resistance of 1.3 Ω, as
shown in Figure 66. The achieved quality factor is low partially because the substrate
is passivated only with a thin insulation layer. Another reason is that the process
for fabricating the through-wafer interconnects is not optimized in this device, con-
sequently the electroplated copper in the through-silicon vias is thin (20 µm), which



















































Figure 66: Measured inductance (L), quality factor (Q), and resistance (R) of the
embedded inductor design III with through-wafer interconnect using the lithography-
based approach.
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5.1.1.3 Shadow Mask-Based Approach
Characterization results of the silicon-embedded inductors fabricated using the 3-D
shadow-mask approach are shown in Figure 67, 68, and 69.
The fabricated inductor design I shown in Figure 67 has 25 turns, an inner diam-
eter of 2 mm, an outer diameter of 6 mm, a height of 300 µm, a winding gap of 100
µm, a copper thickness of approximate 30 µm and a 12-µm-thick oxide layer on a
standard-resistivity (1-30 Ω ·cm) silicon. The characterization results demonstrate an
overall inductance of 43-46 nH, a DC resistance of 290 mΩ, and a quality factor of 16
at 40 MHz. These inductors exhibit a lower inductance than those fabricated using
the lithography-based approach because they have a smaller height due to the fact
that their top conductors are maintained coplanar with the substrate surface. The
quality factor of these devices is improved significantly over the measured value of 4.5
for the unreleased inductor with a thin insulation layer using the lithography-based
approach, demonstrating again the importance of parasitics suppressing.
Design II has 50 turns, an inner diameter of 4 mm, an outer diameter of 8 mm,
a height of approximate 300 µm, a winding gap of 100 µm, and a copper thickness
of approximate 30 µm with a 12-µm-thick oxide layer on a standard-resistivity (1-30
Ω · cm) silicon substrate. An inductance in the range of 86-97 nH and a quality
factor of 8-10 is obtained for these devices as shown in Figure 68. The demonstrated
inductance and quality factor is lower than expected due to some shorts that are
found between the windings in the fabricated inductors. Since these inductors have a
larger number of turns and a narrower winding width, patterning imperfections tend
to happen more, causing shorts in the devices.
Design I inductors are also fabricated using high-resistivity (2000-3000 Ω · cm)
wafers and the characterization results are shown in Figure 69. An inductance of
41-53 nH and a quality factor of 15-21 are achieved for these inductors. Note that the






































































Figure 67: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the embedded toroidal inductor design I using the
3-D shadow mask-based approach. Device 1-3 denote three inductors of nominally










































































Figure 68: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the embedded toroidal inductor design II using the
3-D shadow mask-based approach. Device 1 and 2 denote two inductors of nominally
identical design as described in the text.
maxmimum at 100 MHz, which suggests that the use of high-resistivity substrates










































































Figure 69: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the toroidal inductor design I embedded in high-
resistivity (2000-3000 Ω · cm) silicon using the 3-D shadow mask-based approach.
Device 1-3 denote three inductors of nominally identical design as described in the
text.
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quality factor at higher frequencies. The measured inductance of these inductors is
also stable over the entire frequency range, while that of the inductors embedded in
standard-resistivity wafers begins to fall and then increase at frequencies close to 100
MHz, suggesting the approaching of a resonance.
5.1.1.4 Inductor Model Validation
To verify the equivalent circuit model that we proposed for the silicon-embedded in-
ductors, inductors that are embedded in standard-resistivity (1-30 Ω · cm, SR embed-
ded inductors) wafers, high-resistivity (2000-3000 Ω · cm, HR embedded inductors)
wafers, as well as on glass substrates (non-embedded inductors), are modeled and
compared with the experimental results in this section.
To validate modeling of the copper loss in the inductor windings using Dowell’s
method, non-embedded inductors with various geometries are first fabricated on glass
substrates using lithography-based approaches [75] and their characterization results
are shown in Figure 70. Since glass substrates do not introduce any silicon-related
losses, the measured inductor loss (R) denotes solely the copper loss in the inductor
windings.
Among the fabricated on-glass inductors, device 1 possesses 50 turns, an inner
diameter of 4 mm, an outer diameter of 8 mm, a height of 600 µm, a copper thickness
of 30 µm and a winding gap of 100 µm; device 2 possesses 25 turns, an inner diameter
of 2 mm, an outer diameter of 6 mm, a height of 600 µm, a copper thickness of 30
µm and a winding gap of 100 µm; device 3 possesses the same geometry as device 2
except that it has a smaller height of 500 µm.
Modeling of the copper losses in these inductors are performed and the results
are compared with the fabricated on-glass inductors, as shown in Figure 71. As
can be seen from the figure, Dowell’s method gives a reasonable estimation of the


























































Figure 70: Measured inductance (L), quality factor (Q) and resistance (R) of
toroidal inductors with various geometries that are fabricated on glass substrates
using lithography-based approaches.
Based on the copper loss model and the proposed circuit model, circuit simulation-
s are performed for inductors embedded in standard-resistivity and high-resistivity
wafers, and the results are compared with the experimental results that have been
presented before, as shown in Figure 72. Obviously, the modeling results for the non-
embedded, SR-embedded(SR stands for standard resistivity) and HR-embedded (HR


































Figure 71: Simulated resistance(lines) and measured resistance (symbols) of the
fabricated on-glass toroidal inductors.
In addition, as also indicated by the measured resistances of inductors embed-
ded in different substrates, the loss components in the embedded inductor can vary
dramatically at different frequencies of interest. The SR-embedded inductor suffers
from large parasitic coupling losses at frequencies above 50 MHz while the coupling
loss in HR-embedded inductors are suppressed effectively. In comparison to the non-
embedded inductor that achieved a quality factor of 45 at 100 MHz, the quality factor
of the SR-embedded inductor reached a maximum of 16 at 40 MHz and the quality
factor of the HR-embedded inductor increased monolithically to 22 at 100 MHz.
To gain more insights into the loss distribution in the embedded inductor, the
losses are decomposed into the copper loss and the silicon loss (that is, the substrate
coupling loss) respectively and are plotted against frequency, as shown in Figure 73.
The experimental copper loss in the inductor windings is taken to be the characterized






























































Figure 72: Measured inductance (L), quality factor (Q) and resistance (R) (symbols)
of the non-embedded, SR-embedded (1-30 Ω · cm) and HR-embedded (2000-3000
Ω · cm) inductors vs. modeling results (lines).
and without silicon embedding is believed to be small and therefore is ignored here);
the experimental silicon loss for the inductors embedded in different silicon substrates
is then calculated by subtracting the copper loss from the measured resistance of the
silicon-embedded inductors. The simulated copper loss in the inductor windings was




Figure 73: Measured and simulated copper loss and silicon loss of the embedded in-
ductors within standard-resistivity(SR) and high-resistivity(HR) wafers respectively.
the simulated copper loss from the total inductor loss calculated from the equivalent
circuit model.
As can be seen from Figure 73, for the SR-embedded inductor, the loss distribution
demonstrates that at frequencies below 50 MHz, the silicon loss is negligible compared
to the copper loss, suggesting that inductor optimization is more important than wafer
resistivity control in terms of improving the device performance. At frequencies above
50 MHz, the silicon loss increases quickly and become comparable to the copper
loss at 70 MHz and dominant above 80 MHz, suggesting that the substrate loss
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suppression is the key to improve the inductor performance at these frequencies. With
the experimental and simulated loss distribution in the HR-embedded inductor, the
effectiveness of using high-resistivity substrate to reduce the silicon coupling loss is
validated as silicon loss is kept low for the entire range of our frequency of interest.
5.1.1.5 Double-Layer Winding Inductors
Characterization results of the silicon-embedded inductors fabricated with double-
layer windings are shown in Figure 74. The fabricated inductor has 24 turns of
double-layer windings, which equals a total turn number of 48, an inner diameter of
2 mm, an outer diameter of 6 mm, a height of 300 µm, a winding gap equal to the
winding width, a copper thickness of approximate 20 µm and a 12-µm-thick oxide
layer on a standard-resistivity (1-30 Ω · cm) silicon.
An inductance of 125-150 nH and a quality factor of 4 is achieved for the fabri-
cated inductors. Obviously, compared to the same design with single-layer windings
in the section of shadow mask-based approach (design I), the inductance provided
in the same footprint is increased by a factor of 4. However, due to the narrower
conductors that are fabricated in the double-layer windings and the non-optimized
process that results in a thinner copper to be electroplated, the resistance of these
inductors is larger as compared to the device with single-layer windings, which leads
to a lowered quality factor. To improve it, wider winding width and thicker copper
can be electroplated.
5.1.1.6 Summary
A summary of the characterization results of silicon-embedded inductors is shown in
Figure 75. As labeled in the legend, LT stands for the lithography-based approach.
SM stands for the shadow mask-based approach. HR stands for high resistivity. DL
stands for double-layer winding inductors. From the results, we can see that, single-










































































Figure 74: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the fabricated embedded inductor with double-layer
windings. Device 1 and 2 denote two inductors of nominally identical design as de-
scribed in the text.
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Figure 75: Summary of the fabricated silicon-embedded toridal inductors using
different approaches.
mask-based approach demonstrate similar performances. The embedded inductor
with double-layer windings demonstrates as expected an inductance of approximately
four times the inductance of the single-layer inductors with identical footprint and
height. This inductance is also larger than that of the single-layer designs possessing
the same number of turns in a larger footprint. However, the quality factor of the
double-layer designs is smaller than the single-layer designs due to the reduced widths
of the double-layer windings and the non-optimized fabrication process that results
in a smaller copper thickness in the device.
5.1.2 Magnetic-Core Inductors
5.1.2.1 Design Methodology Validation
To demonstrate the methodology presented in the section of ”Magnetic-Core Embed-
ded Inductor”, silicon-embedded inductors integrating iron powder cores are fabricat-
ed according to the design results of the presented example in that section, and their













































































Figure 76: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with iron powder
cores.
For inductors fabricated following Design I, since the integrated iron powder cores
have a nonmagnetic factory-coated passivation layer of approximately 100 µm in
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Table 4: Optimized Inductor Designs Integrating Iron Powders Cores and Fabrica-
tion Results
Design I Design II
Case 1 Case 2 Case 1 Case 2
Design goals
Targeted inductance (nH) 300 300 600 600
Design parameters
Inductor height (µm) 300 300 300 300
Inductor outer diameter (mm) 6 6 8 8
Inductor inner diameter (mm) 2 2 3.6 3.6
Core material -2 -6 -2 -6
Core permeability 10 8.5 10 8.5
Desired core thickness (µm) 250 250 250 250
Design results
Estimated turn No. 23 25 39 42
Estimated Cu loss (Ω) @10 MHz 0.4 0.4 0.8 0.8
Estimated core loss (Ω) @10 MHz 0.08 0.07 0.32 0.24
Estimated Q @10 MHz 39 40 34 36
Fabrication results
Integrated core thickness (µm) 150 150 250 230
Fabricated turn No. 25 25 40 40
Calculated inductance (nH) 188 159 607 475
Estimated Q @10MHz 17 15 34 29
Measured inductance (nH) 167 140 620 470
Measured total loss (Ω) @10 MHz 0.58 0.75 1.1 1.5
Measured Q @10 MHz 17.5 12 37 19
thickness, the resulted effective core thickness in the fabricated inductors is only 150
µm, preventing the inductor from achieving the optimized design results. Besides,
the lateral dimension of the cores is also approximately 30% smaller than the in-
ductor lateral dimension. However, they do show results consistent with our design
methodology considering the effective dimension of the integrated cores.
For inductors fabricated following Design II, the cores are lapped on both sides to
make sure the desired thicknesses are integrated into the inductors. As a result, it can
be seen from the table that measurement results of the fabricated devices match well
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with the optimized design results. The device integrating material -2 demonstrated
an inductance of 620 nH and a high quality factor of 37 at 10 MHz, which meets the
circuit requirements of our targeted applications. In conclusion, the methodology is
shown to guide the inductor design procedure well to generate consistent results in
fabrication.
5.1.2.2 Iron Powder Cores
To further improve the performance of the optimized inductor designs integrating iron
powder cores (Design II as presented in the previous section), the copper thickness,
inductor height, and core thickness in the device is further increased. Images of the
fabricated devices are shown in Figure 77 with their characterization results shown
in Figure 78 and 79 for devices integrating materials -2 and -6 respectively.
The fabricated inductors in Figure 78 have 40 turns, an inner diameter of 3.6 mm,
an outer diameter of 8 mm, a height of 300 µm and an increased copper thickness of
approximate 50 µm. The iron powder cores have an inner diameter of 3.84 mm, an
outer diameter of 7.8 mm, and a thickness of 200-250 µm. The fabricated inductors in
Figure 79 have the same geometry as those in Figure 78 except an increased height of













































































Figure 78: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with material mix
-6 from Micrometals. Device 1-4 denote four inductors of nominally identical design
as described in the text.
380-400 mm and an increased core thickness of 300-350 µm. As a result, inductances








































































Figure 79: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with material mix
-2 from Micrometals. Device 1 and 2 denote two inductors of nominally identical
design as described in the text.
integrating material -2, while inductances of 407-482 nH and quality factors of 14-26




Ferrite materials generally exhibits a higher permeability than iron powder cores.
They can be good alternatives when the inductance values provided by integrating
iron powder cores are not sufficient. However, to avoid causing excessive losses in
the embedded inductors, only ferrites with high resistivities, e.g. NiZn ferrites, are
considered here.
Characterization results of the fabricated embedded inductors integrating ferrites
from National Magnetics Group [76] and Fair-Rite [77] are shown in Figure 80 and
81 respectively. The properties of the integrated ferrites are shown in Table 5. Since
the permeability of the ferrite materials is usually engineered for a targeted frequency
range, appropriate materials should be selected for targeted applications based on
their operating frequencies and loss tolerances. Generally, the higher the permeability,
the lower the operating frequency of the inductor.
The fabricated inductors shown in Figure 80 have 24 turns, an inner diameter of
2 mm, an outer diameter of 6 mm, a height of 300 µm, and a copper thickness of
30 µm. The integrated cores have an inner diameter of 2.54 mm, an outer diameter
of 5.08 mm and a thickness of 250-300 µm. Characterization shows inductances of
1.08 µH, 454 nH, and 143 nH and quality factors of 39, 42, 19 obtained for inductors
integrating material M2, M3 and M5 respectively. As reference, the corresponding
air-core inductor is also fabricated, which gives an inductance of 41 nH, as shown in
the figure.
The inductor integrating material 67 in Figure 81 has the same geometry as those
in Figure 80. Therefore given the core geometry shown in Table 5 for material 67, the
inner edge of the core is trimmed using laser in order to be dropped into the embedded











































































Figure 80: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with ferrite mate-
rials M2, M3, and M5 from National Magnetics Group.
mm, an outer diameter of 8 mm, a height of 300 µm, and a copper thickness of 30











































































Figure 81: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with ferrite mate-
rials 67 and 68 from Fair-Rite.
order to be integrated into the embedded inductor. Inductances of 987 nH, 904 nH
and quality factors of 35, 18 are achieved for inductors integrating material 67 and
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Table 5: Properties of the Integrated Ferrite Cores
Ferrite material Core Permeability Core OD(mm) Core ID(mm)
M2 40 5.08 2.54
M3 20 5.08 2.54
M5 7.5 5.08 2.54
67 40 5.95 2.95
68 16 9.7 4.6
68 respectively. The corresponding air-core inductors have an inductance of 43 nH
and 93 nH respectively.
5.1.2.4 Metallic Cores
Besides commercial cores, academia-developed magnetic materials are also integrated
into the embedded inductors using the fabrication technology we presented. Since the
CoZrO material developed by Sullivan [78] exhibits a stable performance up to 100
MHz, it is chosen to be integrated into the embedded toroidal inductors. Using the
deposition process developed in [78]–[82], CoZrO is sputtered onto both sides of a 50-
µm-thick toroidal Alumina substrate with a total material thickness of 40 µm. The
cores are then insulated with 5-µm-thick parylene and two of them are stacked inside
the embedded inductor with a bottom spacer also inserted between the cores and
the inductor bottom windings, as shown in Figure 82 (a). Images of the fabricated
devices with CoZrO cores are shown in Figure 82 (b), with their characterization
results shown in Figure 83.
The fabricated inductors have 24 turns, an inner diameter of 2 mm, an outer
diameter of 6 mm, a height of 300 µm, and a copper thickness of 20-30 µm in standard-
resistivity wafers. Two different bottom spacers are used in the integrated inductors:
L1 has a 50-µm-thick bottom spacer of Alumina while L2 has a 25-µm-thick bottom
spacer of polypropylene. An inductance of 290 nH and a quality factor of 33 at
approximately 13 MHz is achieved for inductor L2. L1 demonstrates a much lower
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(a) (b)
Figure 82: Schematic of CoZrO integration and the fabricated silicon-embedded
inductors with CoZrO.
quality factor, which is probably due to the fact that the top conductors are closer
to the CoZrO cores, therefore leading to more coupling losses in the metallic cores.
The corresponding air-core inductor demonstrates an inductance of 41.8 and a quality
factor of 8 at 11 MHz.
5.1.2.5 Summary
A summary of the characterization results for silicon-embedded inductors with both
air core and integrated magnetic cores is shown in Figure 84 and Table 6. As labeled in
the legend, LT stands for the lithography-based approach. SM stands for the shadow
mask-based approach. HR stands for high resistivity. DL stands for double-layer
winding inductors. Inductors ’Design I, LT’ through ’Design I, DL’ are air-core silicon-
embedded inductors. IR stands for iron powder core and inductors ’Design I, IR-2’
through ’CoZrO’ are silicon-embedded inductors with various integrated magnetic
cores.
From the results, we can see that embedded inductors with magnetic cores demon-
strate significantly larger inductances and quality factors than air-core designs, in-
cluding both ferrite materials and iron powder cores. Inductors with ferrites exhibit










































































Figure 83: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the silicon-embedded inductors with metallic CoZrO
cores(cite jizheng paper).
possess a larger permeability compared to iron powder cores. However, higher per-
meability is usually accompanied by a lower operating frequency. For our frequency
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Figure 84: Summary of the fabricated silicon-embedded toridal inductors with both
air core and magnetic cores.
of interest, iron powder cores (as suggested by performance of devices labeled as
Design II, IR-2) are the best candidate for improving the performance of the silicon-
embedded inductors because they could provide sufficient inductances and the peak
quality factors occur within the frequency range of 5-30 MHz.
5.2 In-Circuit Testing
5.2.1 Large Signal Measurement Results
The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is
largest at the maximum input voltage. Select an inductor with a saturation current
higher than the maximum peak current and a break-down voltage larger than the
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Table 6: Summary of Embedded Inductors with Both Air Core and Various Magnetic
Cores
Core material Relative permeability Inductance (nH) Peak Q
Design I, LT 1 45 5
Design II, LT 1 60 5
Design III, LT 1 120 16
Design I, SM 1 46 16
Design II, SM 1 90 8
Design I, SM-HR 1 45 22
Design I, DL 1 150 4
Iron Powder -2 10 760 38
Iron Powder -6 8.5 470 20
Ferrite M2 40 1080 39
Ferrite M3 20 454 42
Ferrite M5 7.5 143 19
Ferrite 67 40 987 35
Ferrite 68 16 904 18
CoZrO 20 260 32
input voltage is essential. Besides, heat dissipation capability of the inductor de-
sign should be examined to avoid device failure due to elevated temperature during
continuous circuit operation.
The maximum DC current that could be passed through the inductor windings
is determined by the thickness and width of the electroplated copper conductors as
it is limited by the maximum current density allowable for copper. For the silicon-
embedded inductors, the copper thickness is above 20 µm and a maximum DC current
of 2A is able to be passed through the inductors.
The inductor break-down voltage is tested on devices fabricated with only bottom
and vertical windings, as shown in Figure 85(a). There is a 12-µm-thick SiO2 layer
insulating the device from the silicon substrate, and the tested break-down voltage
falls into the range of 640-740 V. The spots that a break-down usually happens are
between adjacent vertical conductors where the distance between them is the closest,
such as between the inner vertical conductors shown in Figure 85(b).
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(a) (b)
Figure 85: Break-down voltage testing: (a) winding probing, and (b) break-down
spots.
The temperature of the inductor operating in the circuit is approximately 100◦C.
The material used in the silicon-embedded inductors can withstand the inductor
operating temperature. Since the copper conductors in the silicon-embedded inductor
are in direct contact with the silicon substrate, fast heat dissipation through silicon
ensures that there is no overheating of the inductors with a fan during continuous
operation mode of the power converter circuits.
5.2.2 Circuit Measurements
This section examines the performance of our targeted power converter circuit after
employing the silicon-embedded toroidal inductors that we’ve fabricated. Photograph
of the two-stage buck converter implemented on a printed circuit board (PCB) with
the circuit topology presented before (developed by our collaborators in the ARPA-E
program) is shown in Figure 86. The microfabricated inductors can be either flip-
chip bonded, wire-bonded, or soldered with wires to connect to the PCB board of the
power converter circuit, as shown in Figure 87.
The fabricated silicon-embedded inductors with iron powder cores, as character-
ized in Figure 78, are tested in the implemented circuit board and the results are
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Figure 86: Photograph of the experimental prototype dc-dc converter with switched-
capacitor stage and HF regulation stage outlined [15].
shown in Figure 88, 89 and 90.
Figure 88 presents the measured circuit efficiency at its corresponding switching
frequency vs. circuit output power at a maximum input voltage of 100 V with the
silicon-embedded inductors. L1 and L2 in the figure corresponds to Device 1 and 2 in
Figure 78. A maximum efficiency of 91.13% is demonstrated at an output power of
40 W, a switching frequency of 7.8 MHz, and an input voltage of 100 V under pulsed
operating conditions. Our designed circuit automatically adjusts switching frequency
based on the inductance of the embedded inductor and the output power of the circuit.
As can be seen from the figure, circuit efficiency increases with frequency decreasing
as the output power increases.
Figure 89 shows the measured efficiency of the converter circuit at a wide range
of input voltages using L1. As can be seen from the results, circuit efficiency increas-
es with decreasing input voltages. At an input voltage of approximately 90 V, an
efficiency of 92.33% is achieved at an output power of 40 W and a frequency of 7.8
MHz under pulsed operating conditions while the efficiency at an input voltage of
approximately 50 V is 95%.
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The measured waveforms of the real-time circuit operation are shown in Figure
90, including the real-time efficiency, real-time output power and real-time switching
frequency. Since the output voltage is kept constant at 35 V, the output power
waveform also stands for the output current waveform, which is also the current




Figure 87: Photographs of converter circuit board integrated with microfabricated
inductors using different methods: (a) flip-chop bonding, (b) wire-bonding, and (c)
wire-soldering.
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Figure 88: Measured efficiency at the corresponding switching frequency of the
converter circuit operating at 100 V input voltage with silicon-embedded inductors
integrating iron powder core (material -6).
Figure 89: Measured efficiency of the converter circuit operating at a wide range
of input voltages (50.12-90.14 V) with silicon-embedded inductors integrating iron
powder core (material -6).
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Figure 90: Measured waveform of the efficiency, output power and switching fre-
quency in the circuit.
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CHAPTER VI
OTHER APPLICATIONS OF EMBEDDED
COMPONENTS
6.1 Transformer
Transformers comprise a critical part of many systems, such as electrical power distri-
bution, portable power supplies and power converters, etc. They are used to raise or
lower voltage and current between one circuit and another, and play a major role in
almost all AC circuits. A transformer couples two circuits magnetically rather than
through any direct connection, providing galvanic isolation and impedance matching
when needed. Having integrated transformer devices that are embedded in silicon
could provide a greater level of miniaturization for space-constrained systems.
Based on the double-layer winding technology that we developed, silicon-embedded
transformers with a transformation ratio of 1:1 can be achieved using the same in-
ductor fabrication process with only an alteration to the mask pattern for fabricating
the top conductors. By arranging the connection of the top conductors to the vertical
conductors in a slightly different way, as shown in Figure 91, two separate inductors
that wrap around each other could be obtained. Having a single-layer top conductor
geometry instead of two-layer top conductors simplifies the fabrication process of the
embedded transformers as the latter would require deposition and patterning of an
insulation layer in between the top conductors in addition to the two-layer conductor
fabrication. Details of the fabrication process of the silicon-embedded transformers
can be found in Figure 44.
Photographs of the fabricated silicon-embedded transformers with a turn ratio of
1:1 are shown in Figure 92. There are four pads on the device as shown in the figure,
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two for testing the primary inductor and two for testing the secondary inductor.
There are 24 turns in both the primary inductor and the secondary inductor. The
transformer has an inner diameter of 2 mm, an outer diameter of 6 mm, a height of
300 µm and a copper thickness of approximate 20 µm.
Figure 91: The winding connection scheme in silicon-embedded transformers.
Figure 92: Fabricated silicon-embedded transformers based on the double-layer
winding approach.
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Characterization of the inductors on the primary and secondary side is first per-






































































Figure 93: Measured inductance (L), quality factor (Q), and resistance (R) (com-
plete view and magnified view) of the primary and secondary inductors in the silicon-
embedded transformer.
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a turn ratio of 1:1, the inductors on the primary and secondary side exhibit similar
performances. An inductance of 55 nH and a quality factor of 5 is obtained for both
inductors. The qualify factor of these inductors is lower than the embedded inductors
fabricated with single-layer windings although they have similar geometries due to
the fact that both the winding width and the copper thickness is reduced in the fab-
ricated double-layer winding design, which therefore leads to an increased resistance
of the inductor.
Different turn ratios can also be configured in the transformer by selectively fab-
ricating a different number of windings on the inner layer than the outer layer. The
maximum number of the windings on the inner layer cannot exceed the maximum
number of the windings on the outer layer, however, since the inner-layer windings
can serve as either the primary windings or the secondary windings, the embedded
transformer can still be configured to be either a step-up or a step-down transformer
in addition to the isolation transformer that we fabricated. Magnetic cores can also be
integrated into the silicon-embedded transformers using the same drop-in approach
that was developed for the embedded inductors to enable a better coupling between
the primary inductor and the secondary inductor although it is not demonstrated
here.
Figure 94: Experimental setup for characterizing gain-phase performance of the
microfabricated silicon-embedded transformers.
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The experimental setup for characterizing the gain and phase of the silicon-
embedded transformers using an impedance analyzer (HP 4194) is shown in Figure 94
and the measurement results are shown in Figure 95-97. As a reference, transformers
with wire-wound windings are also constructed and measured using the experimental
setup. Photographs of the wire-wound transformers are shown in Figure 98, with
integration of both a CoNiFe core and an iron powder core to improve the cou-
pling between the primary and secondary windings. There are 9 turns in both the
primary inductor and the secondary inductor using magnet wires (AWG 32), and
from the measurement results in Figure 97 we can see clearly that these transform-
ers demonstrate a gain of 0 dB and a phase of 180◦ for up to 10 MHz. However,
























































Figure 95: Gain-Phase measurement results of a silicon-embedded transformer.
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shown in Figure 95-96, with each figure corresponding to an embedded transformer
device under test. There are two sets of data in each figure (Testing 1 and Testing
2), which correspond to measurements of selecting one inductor as first the primary
side and then the secondary side with the other inductor working first as the sec-
ondary side and then the primary side. A gain of zero and a phase of close to zero
is measured in Figure 95 because the primary inductor and the secondary inductor
in these transformers is shorted due to fabrication defects that originated from non-
optimized processing steps. For example, misalignment in lithography steps can lead
to shorted conductors, as shown in Figure 99(b), where one conductor belongs to the
primary side and the other conductor belongs to the secondary side. There could






















































Figure 96: Gain-Phase measurement results of a silicon-embedded transformer.
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1:1, which is the case in Figure 96. Consequently, the measured gain is not zero and
switching the primary and secondary side leads to symmetrical responses. Although
these devices are not demonstrated to function perfectly, these preliminary results
still suggest that the fabrication process can be optimized to work properly and fully-
functional silicon-embedded transformers can be expected to be a promising solution





















































Figure 97: Gain-Phase measurement results of wire-wound transformers with
CoNiFe(Device 1) and iron powder core (Device 2).
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Figure 98: Photographs of the wire-wound transformers with both a CoNiFe core
and an iron powder core.
(a) (b)
Figure 99: Fabricated windings with no misalignment (a) and (b) misalignment
that causes shorts between primary and secondary windings.
6.2 Wireless Power Transfer
Recently, wireless power transfer has gained significant interest as a technology to
realize contactless battery charging [83], [84]. Successful powering of implantable mi-
crosystems [85], cell phones [86] and desktop peripheral applications [87] has been
demonstrated where the application device was equipped with receiver coils and
wirelessly charged when being coupled closely to the transmitter coils. Commercial
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products have also been developed [88] and having cable-free homes with all devices
charged wirelessly is believed to be the future.
The mechanism behind wireless power transfer is that, the current in the trans-
mitter coils generates an alternating electromagnetic field, which then interacts with
the receiver coils to generate a current or voltage-drop in it. When transmitter and
receiver coils are designed to resonate at the same frequency, resonance-based energy
transfer [86] occurs and enables efficient power transfer over large distances. Due to
its resonance nature, energy will be coupled mostly to objects of the same resonant
frequency and less to off-resonant objects. Further, when high quality-factor coils are
employed as the transmitters and receivers, resistive losses in the circuits are reduced
and efficient mid-range power transfer can therefore be achieved. In contrast to the
close-range power transfer using non-resonant inductive-coupling mechanism, mid-
range wireless power transfer is typically implemented over distances ranging from
two to ten times the coil size.
For applications requiring multi-watt power levels using mid-range wireless power
transfer, such as handhold electronics and home appliances, developing a low-profile
receiver coil with a high energy transfer efficiency is the challenge. Having a silicon-
embedded receiver coil that is integrated with circuits on a single silicon chip could
provide an enormous level of miniaturization of the whole system. In this chapter,
our preliminary efforts in developing first a Kapton-based planar receiver coil and
then a low-profile solenoid receiver coil with reasonable transfer efficiencies will be
presented. The paragraphs proceed first with understanding the circuit theory behind
the power transfer and then a demonstration of both an air-core planar receiver coil
and a magnetic-core solenoid receiver coil for wireless power transfer.
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6.2.1 Power Transfer Circuit Analysis
A simplified schematic of a typical setup for wireless power transfer is shown in Figure
100, where Vs represents an ideal power source, RL is the load resistance to which
power will be wirelessly transferred, M is the mutual inductance between the coupled
transmitter and receiver coil inductors L1 and L2, C1 and C2 are the capacitances





= ω20 ), and R1,
R2 are resistances of the inductors.
Figure 100: Simplified schematic of a typical setup for wireless power transfer.
The power transfer efficiency at resonance, η, is defined as the power absorbed by
the load divided by the total input power extracted from the power source, which is











where ω0 is the circuit resonant frequency and Z1 is the impedance seen by the power
source Vs that incorporates the effect of the load resistance when the receiver coil is
coupled to the transmitter coil. To gain a better insight into the circuit, equation












In the case of an ideal transmitter coil that has no resistive loss and is coupled
only to the receiver coil, that is, R1 = 0 and Q1 = ∞, the transfer efficiency, denoted





which depends only on the receiver circuits. If the receiver coil also has zero resistance
and infinite Q2 as in an ideal case, the transfer efficiency becomes independent of the
mutual inductance and the load (this unrealistic case is due to the assumptions of ideal
drive source and zero parasitics; although no real power is lost, significant reactive
power will be present in the circuits). In reality, resistive loss is present in the inductor
and its quality factor is a finite value. In such a case, the transfer efficiency can be
represented as an ideal efficiency for the case of an ideal transmitter coil, η∞, times
an attenuation factor determined by the quality factors and the coupling effect:





where k is the coupling coefficient with M = k
√
L1L2, Q1 is the unloaded quality
factor of the transmitter coil with Q1 =
ω0L1
R1
, and Q2,l is the loaded quality factor of




Clearly, for a given load, the key factors for enabling a high power transfer effi-
ciency are a high unloaded quality factor of the transmitter coil, a high loaded quality
factor of the receiver coil, and a high coupling coefficient between them. Since the
transmitter coil is usually designed to be large and have high quality factors, the key
is to have low-profile receiver coils that satisfy the performance requirements.
6.2.2 Planar Receiver Coil
As an initial effort, an air-core spiral inductor implemented using flexible PCB tech-
nology is explored as the receiver coil. The planar inductor is designed with multiple
vertical laminations and varying turn widths to maximize the quality factor, as shown
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(a) (b)
Figure 101: Schematic of the multi-layer spiral inductor, (a) top view, and (b)
partial cross-sectional view.
in Figure 101. Axisymmetric two-dimensional (2-D) electromagnetic simulations are
performed to verify the design. The use of flexible printed-circuit-board (PCB) fabri-
cation techniques potentially enables not only relatively low-cost manufacturing, but
also conformable and space-efficient incorporation of coils into more complicated sys-
tems. Experiments measuring inductor performance as well as demonstrating wireless
power transfer are conducted, and results are presented. Although the operating fre-
quency is fixed to 300 kHz in this work, the method presented is applicable to other
frequencies.
6.2.2.1 Planar Inductor Design and Simulation
As discussed above, one of the key factors for enabling efficient resonant power transfer
is the high quality factor of the receiver coil, given that the transmitter and receiver
coils have been tuned to operate at the same resonant frequency. The quality factor







where ω is the angular frequency, L is the inductance, and Rω is the overall resistance
of the inductor at the resonant frequency.
The inductance at low frequency in the absence of permeable material can be

















where µ0 is the permeability of free space, n is the number of total turns in the
inductor, davg is the average diameter of the inductor, douter is the diameter of the
outermost turn, dinner is the diameter of the innermost turn and ρs is a geometrical
fill ratio as defined.
Since practical circuit considerations limit the voltage levels in the coils, these
voltage limits translate into a limit on the coil inductance values in our system on
the order of tens of microhenries. Further, the dimensions of the windings can be
chosen to be on the order of twice the skin depth as a rule of thumb, resulting in
the pitch between turns, as defined in Figure 101, to be on the order of hundreds
of micrometers. The outer diameter of the inductor is fixed due to the footprint
requirement of our application. Once these parameters have been chosen, equation
(16) can be used to determine the total number of turns.
The resistance of the planar inductor includes DC resistance and AC resistance:
Rw = Rdc +Rac = Rdc(1 + αac). (19)











dinner = douter − 2n(lw + lg), (22)
where ρ is the resistivity of copper, l is the total length of all the turns in the inductor,
lw is the width of a single turn, lg is the gap between adjacent turns, and t is the
thickness of the copper.
The AC resistance models the skin depth effect and proximity effect in the turns
at high frequencies, and a coefficient αac is used to denote the dependency of the
AC resistance on parameters such as frequency, skin depth, copper thickness, turn
number, turn width and turn pitch [91]–[93].
For a given inductance, by substituting equations (19, 20, 21, 22) into equation






· lw · t ·
1
n[douter − n(lw + lg)]
. (23)
The effect of the DC resistance on the quality factor will first be discussed ana-
lytically, followed by simulations to determine the effect of the AC resistance on the
quality factor (i.e., the magnitude of the expression 1
1+αac
).
Since the inductance value and the outer diameter of the coil are fixed, the pitch
between turns determines the total number of turns. Therefore, for a given pitch, the
turn number is fixed and what remains in equation (23) is only the turn width and
winding thickness. Because of the linear relationship between quality factor and the
turn width, a maximized quality factor can be obtained with a maximized turn width,
which is, however, practically limited by how small the gap could be realized through
fabrication processes. Similar constraints exist for the winding thickness. Although
the thicker the copper, the higher the Q-factor, fabrication technology constrains
the maximum thickness that can be achieved. So in conclusion, with a maximized
copper thickness and a minimized turn spacing within fabrication capability, an opti-




Figure 102: Current density distribution for a single-layer 16-turn inductor with (a)
uniform turn width of 350 µm and (b) variable turn width ranging from 150 µm to
350 µm. Both have a constant turn pitch of 500 µm.
optimized combination of turn-to-turn pitch and turn number.
However, with a single-layer design in a limited footprint, the improvement in
quality factor available from varying the pitch and turn number is still limited. To
address this issue, a vertical lamination concept is proposed to overcome the area
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constraint to further increase the quality factor. In addition, we also introduced
a concept of varying-width design to further improve the inductor performance, as
shown in Figure 102. To achieve the vertical lamination, optimized single-layer in-
ductors with varying turn widths are stacked together and separated by thin layers
of Kapton film. The multiple inductor layers are then connected in parallel to reduce
the resistance of the overall inductor. Due to the almost perfect coupling between ad-
jacent layers, the overall inductance of the laminated inductor remains the same as a
single-layer inductor since the added mutual inductance between layers compensates
for the reduction in inductance resulting from a parallel-connected configuration.
2-D electromagnetic simulations using the simulation package FEMM were con-
ducted to determine the optimized current density distribution inside the turns for
varying width designs. Figure 102 shows a comparison between the original design
with uniform turn width and a design with varying turn width. The inductor with
uniform width design does not have uniform current distribution throughout the cross-
section of each turn. For example, the 5th turn from inner end have the most uniform
current distribution while the turns farthest from it suffer from severe proximity ef-
fect, which creates the large current peaks near the boundaries of the windings. To
suppress this eddy current loss, the width of each turn is modified as shown in the
figure. Starting from the position of minimum proximity effect and going to the inner
and outer edge of the coil, the width of each turn is reduced gradually by 20 µm
while the pitch between turns is fixed. A better uniformity in the current density
distribution is achieved with no obvious current peaks near the boundaries. The high
current density value is due to the reduced cross-section of the windings. Although
the quality factor of a single layer inductor with variable width is typically lower than
that of a constant width design, as will be seen later, this effect is reversed for stacked
layers.
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Table 7: Simulated Q-factor, resistance and inductance values for varying width
inductors with different turn widths and spacings. The width and spacing values are
the original values before applying variable width design.
Gap [µm]
Width [µm] 50 100 150
250
Q = 67.8
Rdc = 0.461 Ω
R300 = 0.530 Ω
L = 19.1 µH
300
Q = 72.2
Rdc = 0.415 Ω
R300 = 0.524 Ω
L = 20.1 µH
Q = 71.9
Rdc = 0.406 Ω
R300 = 0.493 Ω
L = 18.8 µH
Q = 70.4
Rdc = 0.401 Ω
R300 = 0.590 Ω
L = 17.7 µH
350
Q = 73.9
Rdc = 0.367 Ω
R300 = 0.477 Ω
L = 18.7 µH
Q = 72.8
Rdc = 0.353 Ω
R300 = 0.428 Ω
L = 16.6 µH
An optimized design was then found through finite element simulations for differ-
ent combinations of turn width and gap values using varying width design, as shown
in Table 7. The simulated inductor has a four-layer lamination with a vertical inter-
layer gap of 125 µm, and each layer has an outer diameter of 5 cm, a copper thickness
of 100 µm, and a turn number of 16. The turn width varies from 250 µm to 350 µm,
as shown in the table 7, and the gap between turns varies from 50 µm to 150 µm.
For a constant pitch, such as the designs along the diagonal line from upper right to
bottom left, the quality factor increases with an increasing width and shrinking gap,
which agrees well with the analytical result. The maximum quality factor is obtained
with a combination of 350 µm width and 50 µm gap, which is, however, not realistic
because of the fabrication constraints. Therefore, an optimized design with the turn
width of 350 µm and gap of 150 µm was selected and implemented in this paper. It
should be noted that the fabricated coils were 88 µm thick, causing the quality factor
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Figure 103: Simulated quality factor vs. number of parallel-connected stacked layers
for uniform and variable width design at 300 kHz.
to be smaller than the simulated values presented in Table 7.
To study the effectiveness of multilayer lamination in improving quality factor,
simulations for parallel-connected inductors with various numbers of lamination layers
were also performed. The results are given in Figure 103. The Q-factor of the
inductor increased from approximately 20 for a single-layer inductor with varying
width design to more than 55 with the added second and third laminations, showing
almost 200% improvement. However, a saturating trend was observed after stacking
more than 4 layers, and the improvement in quality factor upon increasing layers
becomes negligible. This is largely due to the increased ac resistance of the inductor,
which likely results from the increased proximity effects of the added layers, despite
the fact that the DC resistance continues to decrease with additional laminations.
6.2.2.2 Planar Inductor Fabrication and Characterization
To fabricate the inductor design consisting of laminated coil layers, a low-cost fabri-
cation process based on a flexible PCB technique was proposed, as shown in Figure
104. A commercially available flexible Kapton film with copper layer on top was first
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coated with a photo-definable resist and patterned using a standard photolithography
process in step (a). Wet etching was then performed in step (b) to etch away the
copper exposed from the photoresist pattern and define the coil windings. Due to the
isotropic characteristics of the wet etching process, the cross-section of the generated
coils was more of a trapezoidal shape with curved sidewalls rather than a rectangular
shape. After removal of the photoresist, electroplating was conducted in step (c) to
further increase the copper thickness of the windings. Since electroplating is also
an isotropic process, copper grew on top of the windings as well as on the sidewall
and compensated for the possible size loss coming from previous wet etching process.
After multiple single-layer coils had been fabricated, a vertically laminated inductor
was completed by alignment and stacking, followed by definition of electrical inter-
connects between layers. Pictures of the fabricated single and multi-layer inductors
are shown in Figure 105. The use of flexible PCB substrates enables not only a fast
and easy process with low cost, but also an inductor with flexible and low profile,
which favors space-efficient incorporation of the coils into complex systems.
Figure 104: Fabrication process of the planar inductors using flexible PCB tech-
nique.
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An impedance analyzer (HP4194) was used to characterize the resistance, induc-
tance, and Q-factor for both single and multi-layer inductors. Results for single-layer
inductors are given in Figure 106, where Coil1 to Coil4 represent four different in-
ductors that will be laminated together. The resistance, as plotted in dashed lines,
increases with frequency due to the increased eddy current loss and proximity effect
at high frequencies. The measured inductance values of different coils are reasonably
close and remain stable at approximately 17 µH for frequencies up to 1 MHz. The
small discrepancies in values resulted from imperfectly patterned windings due to the
fabrication tolerances. The Q factors reach 20 at 300 kHz and increase linearly with
frequency. Characterization results for the four-layer inductor assembled using the
four single-layer inductors are shown in Figure 107, where the resistance is reduced to
0.6 Ω at 300 kHz while the inductance value only experiences a small decrease from
17 µH to 16.3 µH. As a result, the Q factor reaches 50.1 at 300 kHz, which is more
than two times that of the original single-layer inductors. To validate the relation-
ship between the lamination approach and the inductor performance, the Q-factors
for inductors with various laminated layers were also measured and compared with
the simulation results given before, as shown in Figure 108. The three plots in the
(a) (b)
Figure 105: Fabricated spiral inductors with (a) single layer and (b) four stacked
layer.
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figure represent the Q-factors obtained from experimental results, previous simula-
tion results using an ideal sidewall geometry model, and new simulation results using
a trapezoidal sidewall model. As stated in the fabrication section, the cross-section
of the coil winding is closer to a trapezoid rather than an ideal rectangular shape.
Trapezoidal-shaped sidewalls match the experimental trend with an overall error of
less than 10%. The discrepancy error mainly comes from the imperfectly fabricat-
ed devices, such as variation in winding width and gap definition, misalignment of
vertical laminations, etc.
6.2.2.3 Wireless Power Transfer Testing Results
With the high Q-factor design for the receiver coil completed, the key factors remain-
ing for enabling efficient wireless power transfer are the Q-factor of the transmitter
coil and the coupling coefficient between the transmitter and receiver coil. Since the
size of the transmitter coil is not as critical as the receiver coil in our application, a
relatively large transmitter coil with a high Q-factor can be used. The experimental
setup for resonant wireless power transfer is shown in Figure 109, which is conducted
by our collaborators in National Semiconductor. On the transmitter side, an AC-DC
converter is connected through an H-bridge to supply the desired ac signal from the
grid, and a frequency-tuning component with control circuits is used to tune the res-
onant frequency of the transmitter coil. The transmitter coil is a Litz-wire coil with
an outer diameter of 20 cm, an inductance value of 45.4 µH, and a high Q-factor
of 847 at 300 kHz. It was automatically tuned to operate at the resonant frequency
of 300 kHz with a peak voltage limit of 500 V. The multi-layer spiral inductor acts
as the receiver coil with frequency tuning circuits, and voltage regulator as well as
rectifier is used to deliver the power to the ultimate load. The receiver coil was man-
ually tuned to approach the transmitter resonant frequency to maximize the power
transfer efficiency.
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A simplified schematic model for the system is shown in Figure 110, where Vs
represents the input power source, Rs represents the resistance of the power source,
Cs1, Cs2, Cp1, and Cp2 are the tuning capacitances added in series or in parallel with






, RCs1, RCs2, RCp1,
and RCp2 are the resistances of the corresponding capacitors, Ls1 and Ls2 are the
leakage inductances of a transformer model representing the transmitter and receiver
coil, Lp is the mutual inductance, R1, R2 are the resistances of the coils, and RL is
(a)
(b)
Figure 106: Characterization results for single-layer inductors, (a) inductance and




Figure 107: Characterization results for the four-layer inductor, (a) inductance and
resistance, (b) quality factor.
the load resistance.
The power transfer efficiency, ηt, which describes the direct energy transfer be-
tween the transmitter and receiver coils, as discussed in equation (10), is measured









Figure 108: Measured Q-factor for various laminated layers in (a) with the simula-
tion models shown in (b).
where Vin and Vout are the voltage labeled in Figure 110, and Iin and Iout are the
current flowing in the segment corresponding to Vin and Vout.
When considering the entire system, an overall efficiency can be obtained, which
describes the percentage of the power received on the load compared to the total
input power from the power source.
The separation between the coils was adjustable along their axis, thus measure-
ments were performed across an adjustable load for several different distances, with
the results plotted in Figure 111. The transfer efficiency, as well as the overall effi-
ciency, is shown as solid line with the reference axis on the left, and the actual power
received on the load is shown as the dashed line with the reference axis on the right.
Over a one-coil-diameter distance of 5 cm, a load power of 7 Watts is transferred at an
overall efficiency of 46%, and at a two-coil-diameter distance of 10 cm, a load power
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Figure 109: Experimental setup for resonant power transfer.
Figure 110: Schematic diagram of the test circuits for wireless power transfer.
of more than 5 Watts is successfully transferred, with an overall efficiency of 23% and
a transfer efficiency of 33%. As the distance increases, the efficiency reduces, and at
the distance larger than 20 cm, the efficiency drops to less than 5%. In comparison,
a Litz-wire receiver coil with the same characteristics was also tested under similar
conditions, and the results are shown in Figure 112, where an overall efficiency of
58% and 39% are demonstrated at one and two-diameter distances respectively.
The coupling efficient between the transmitter and multi-layer receiver coil was
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Figure 111: Measured load power, overall efficiency, and transfer efficiency for the
multi-layer receiver coil.
Figure 112: Measured load power and overall efficiency for the Litz-wire receiver
coil.










where ω0 is the resonant frequency, M is the mutual inductance, V2,pk is the peak
voltage measured in the receiver coil, and I1,pk is the peak current measured in the
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Figure 113: Measured overall efficiency, transfer efficiency and the coupling coeffi-
cient for the multi-layer receiver coil.
transmitter coil. A coupling coefficient of 0.42 was obtained at the distance of 10 cm,
and 0.2 at the distance of 15 cm, as shown in Figure 113.
6.2.3 Solenoid Receiver Coil
Upon demonstrating the wireless power transfer with a Kapton-based planar coil that
has a relatively large size, shrinking of the size of the receiver coil is explored. The
problem with size reduction of the receiver coil is that, it is usually accompanied by
a reduction in the coil inductance, quality factor and coupling coefficient, which will
lead to a degradation in the power transfer efficiency as a result. The theoretical
analysis behind it for a simplified case of having two coupled coils is summarized
in [94] and could provide some general insights into the problem.
In the case of two circular inductors aligned and coupled as shown in Figure














Figure 114: Representation of two coupled circular inductors.
where N1 is the turn number in coil 1 and N2 is the turn number in coil 2, r1 is the
radius of coil 1 and r2 is the radius of coil 2, and x is the distance between the coupled
coils.
An approximation of the inductance of the coil can be found in [96] when the
multiple turns of the coil are located in close proximity to each other:
L = N2L0 = N
2 · 1.257 · r[2.303 · log10(
16r
d
− 2)] · 10−6. (27)
Substituting equation (26) and (27) into equation (25), the coupling coefficient


















a = 1.257 · 2.303 · 10−6. (30)
Apparently from equation (28), for a given transmitter coil and a fixed distance
between the transmitter coil and the receiver coil, reducing the size of the receiver coil
(r2) would reduce the coupling coefficient between the two coils and the inductance
as well according to equation (29), consequently its quality factor. Based on equa-
tion (14) for calculating the power transfer efficiency, a decrease in the transferring
efficiency is therefore expected.
145
To maintain a high quality factor and a good coupling with the transmitter coil
despite the size shrinking of the receiver coil, magnetic materials with high permeabil-
ity can be used in the receiver coil to compensate for the effect of the size reduction.
To also improve the flux linkage between the transmitter and receiver coil, a solenoid
type receiver coil and transmitter coil is employed. Solenoid coils are better at picking
up the magnetic flux in a specific direction compared to planar coils although it is
not as quite good in other directions. However, special designs comprising multiple
solenoid coils can be utilized if the flux collection in more directions are desirable.
In this section, we designed a low-profile solenoid inductor with a laminated
CoNiFe core as the receiver coil, as shown in Figure 115. Magnet wires (red, AWG 32)
are wound tightly onto a CoNiFe core that is housed by a laser-cut bobbin structure
(blue) to form the windings of a solenoid inductor. The cross-sectional area of the
solenoid windings is approximately 300 µm by 2 mm. The laminated CoNiFe core
(green) is developed by our group and details about the material and its fabrication
Figure 115: Photograph of the designed solenoid receiver coil with laminated
CoNiFe core.
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Figure 116: Schematic of the experimental setup for testing wireless power transfer
with low-profile solenoid receiver coils.
process can be found in [97]. It has a permeability of approximately 200 and is com-
posed of 70 insulated layers of 500-nm-thick CoNiFe. The total effective thickness of
the magnetic material, therefore, is approximately 35 µm. The lateral dimension of
the core is approximately 2 mm by 15 mm. For comparison, a solenoid air-core coil
is also wound using magnet wires with the same geometry.
The experimental setup for testing the wireless power transfer using the present-
ed solenoid receiver coil comprises a signal generator, a RF power amplifier, a tuner
network, and an oscilloscope in addition to the transmitter coil and receiver coils,
as shown in Figure 116. The signal generator drives a sinusoidal voltage into the
power amplifier at a desired frequency and amplitude. The output of the amplifier is
connected to the transmitter coil through a tuner network, which provides impedance
matching between the two and maximize the power delivery to the transmitter coil
from the amplifier. The current of the transmitter coil is picked up by a current probe
(Tecktronix) and is sent to the oscilloscope, together with the voltage of the trans-
mitter coil and the receiver coil. Current monitoring ensures a consistent magnetic
field to be provided by the transmitter coil and the voltage generated on the receiver
coil can be read directly from the oscilloscope. Details of the equipment used in the
experimental setup is shown in Figure 117. The coupled transmitter and receiver
coil is placed in a metal box which works as a shield during wireless power transfer
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for safety purposes. The receiver coil is held by a clamp on top of the receiver coil,
the position of which is controlled by a motor. The metal clip shown in the picture
is switched to plastic ones during the actual measurements in order to avoid any
interference on the testing results.
The transmitter coil is a solenoid inductor wound with magnet wires (AWG 32)




Figure 117: Photograph of the equipments and coils in the experimental setup:
(a) functional generator, (b) high-power amplifier, (c) tuner network for impedance
matching, (d) oscilloscope, and (e) the coupled transmitter and receiver coils, which
is held by a clip.
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inductance of 8 µH, a DC resistance of approximately 0.662 Ω and a quality factor of
140 at 9 MHz, as can be seen from the characterization results shown in Figure 118.
Besides, the transmitter coil resonates at approximately 30 MHz.
Characterization results of the solenoid receiver coil with the laminated core is
shown in Figure 119, demonstrating an inductance of 368 nH and a quality factor of
18 at approximately 7 MHz. In comparison, an inductance of 84 nH is measured for




























































































































Figure 119: Measured inductance (L), quality factor (Q), and resistance (R) of the
solenoid receiver coils.
of the receiver coil is boosted by a factor of 4 by employing the thin magnetic core and
its qualify factor also sees an increase. Experiments are then conducted to explore the
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effect of having high-permeability materials in improving the power transfer efficiency.
Results of transferring power between the proposed transmitter coil and receiver
coils are shown in Figure 120. The current in the transmitter coil is set to be 600 mA
(RMS value) and the power transfer at various frequencies from 10 MHz - 30 MHz is
tested. The definition of the origin of the distance between the transmitter coil and
the receiver coil, as shown in the x axis of the testing results, is illustrated in Figure
122. Photograph of the typical signal waveforms captured by the oscilloscope during
wireless power transfer is shown in Figure 123, including the transmitter voltage,
current and the generated receiver voltage.
As can be seen from Figure 120, first, the voltage induced in the receiver coil is the
largest at the closest distance, and it drops monolithically with increasing separation
between the coupled coils. Second, the induced voltage also increases with increasing
frequency and is boosted at 30 MHz when resonance of the transmitter coil happens,
which can be seen from the testing results of the air-core solenoid. The power transfer
at 30 MHz using the magnetic-core solenoid could not be completed due to the signals
overloading the amplifier. Third, the induced voltage on the solenoid receiver coil with
magnetic core is approximately 4 times the voltage on the air-core receiver coil, which
justifies the benefit of having a magnetic core to boost the inductance and coupling
of the receiver coil for a better power transfer efficiency.
Results of transferring power at lower frequencies from 5 MHz to 10 MHz with
a transmitter current of 900 mA is also shown in Figure 124. Since the solenoid
magnetic-core receiver coil has a higher quality factor than the air-core receiver coil
in this range, the generated voltage with magnetic core is more than 6 times that of
the air-core receiver coil.
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6.2.4 Summary
In this section pertaining to wireless power transfer, a macro-sized planar receiver
coil is first developed to demonstrate the resonant power transfer. Then as an effort
towards realizing micro-sized receiver coil, a low-profile solenoid receiver coil is devel-
oped. To compensate for the performance degradation that intrinsically accompanies
(a)
(b)
Figure 120: Measured voltage on the receiver coil when Itx coil = 600mA: (a)
solenoid with laminated CoNiFe core, and (b) air-core solenoid.
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with size reduction of the receiver coil, high-permeability magnetic material is em-
ployed in the solenoid receiver coil and demonstrated to be capable of improving the
coupling and inductance of the receiver coil and consequently the power transfer effi-
ciency. These preliminary efforts makes promising the future of using integrated and
miniaturized silicon-embedded components in wireless power transfer while achieving
(a)
(b)
Figure 121: The maximum power deliverable to the receiver coil when Itx coil =





Figure 122: The defined position of the receiver coil relative to the transmitter coil,
(a) distance 0, (b) distance at the mid point, and (c) furthest distance.
Figure 123: Measured waveform of the output signals on the oscilloscope including




Figure 124: Measured voltage on the receiver coils when Itx coil = 900mA: (a)




7.1 Summary of Conducted Research
In accordance with the objective of our proposed research, we have demonstrated the
advanced fabrication technologies for silicon embedding and as an example that could
benefit from using embedded structures, how to design, fabricate, characterize, and
test silicon-embedded magnetic components for on-chip integrated power applications.
In chapter 3, two fabrication technologies for realizing silicon embedding of 3-D
toroidal inductors are presented, including the lithography-based approach and the
3-D shadow mask-based approach. The lithography-based approach employs con-
ventional well-developed technologies such as spray coating of photoresist, proxim-
ity lithography, thick epoxy patterning and dry-film lithography to create the 3-D
toroidal inductors in deep silicon trenches in a sequentially layer-by-layer approach.
Patterning on the sidewall of the trenches is avoided since conducting lithography on
vertical sidewalls is extremely challenging. The 3-D shadow-mask approach, howev-
er, enables direct sidewall patterning by combining the use of a 3-D silicon shadow
mask with DRIE technology that forms recessed patterns on the trench sidewall. It
reduces processing complexity and saves processing time due to the elimination of
multiple lithography steps, thick epoxy patterning steps and lengthy electroplating
steps as in lithography-based approach. Through-wafer interconnects are demonstrat-
ed with an integration process that is compatible with both embedding approaches.
Incorporating magnetic cores to enhance the performance of the toroidal inductors is
also demonstrated by employing a drop-in approach. To further improve the induc-
tance density within the limited footprint, a double-layer winding technology that is
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developed based on the 3-D shadow-mask approach is also presented.
In chapter 4, since the required inductor characteristics depend strongly on the
circuit topology and performance requirements, our target power converter circuit for
driving LED lights are first introduced. To design inductors with desired performance
as determined by the circuit, the complicated loss mechanisms in the embedded in-
ductors across a wide frequency range are explored through a distributed equivalent
circuit model upon understanding the microfabrication constraints that are imposed
on the embedded toroidal inductors based on the fabrication technologies that we de-
veloped. Design and optimization strategy for the silicon-embedded toroidal inductors
are then developed to deal with the trade-offs between design parameters and help
guide the exploration in the design space for optimized performance based on the
relative significance between various loss mechanisms in the inductor. Examples of
using the inductor design and optimization strategy are also presented.
In chapter 5, both air-core and magnetic-core silicon-embedded toroidal inductors
are fabricated following the proposed embedding technologies and characterized using
an impedance analyzer, demonstrating inductances from 45 nH to over 1 µH and
quality factors of as high as 37 at 10 MHz within limited footprints. These inductors
are then tested in our targeted DC-DC power converter circuit that works with a wide
range of high input voltages (25-200 V) and delivers a medium-level power (tens of
watts) to drive LED lights at an output voltage of 35 V. The fabricated inductors with
iron powder cores are verified to provide sufficient inductances and quality factors to
enable the converter circuit to operate at an efficiency above 91% at a maximum
input voltage of 100 V with a switching frequency of approximately 8 MHz.
In chapter 6, preliminary efforts in exploring silicon-embedded components for oth-
er integrated power applications are also presented. Silicon-embedded transformers
are fabricated based on the processing technology developed for realizing double-layer
157
winding inductors. Although fully-functional embedded transformers are not demon-
strated due to the non-desired shorts between windings and our limited fabrication
time, characterized performances of the fabricated transformers are still promising
and the fabrication process can be optimized to eliminate the patterning imperfec-
tions (just like in the fabrication of double-layer winding inductors), which will enable
a functional transformer to be achieved. Embedded solenoid inductors with high-
permeability magnetic materials is deemed to be a promising solution in enabling
miniaturization of the receiver coils for wireless power transfer applications. A micro-
sized planar receiver coil is first developed to demonstrate the resonant wireless power
transfer and then a low-profile solenoid receiver coil is developed to validate the use of
high-permeability magnetic materials in improving the power transfer performance.
7.2 Contributions of This Dissertation
This dissertation presented the concept of embedding 3-D functional structures into
the volume of the silicon substrates using MEMS technology, which enables a greater
level of miniaturization and integration for space-constrained systems, and illustrated
it with a specific example of employing silicon-embedded toroidal inductors for inte-
grated DC-DC power converters. Four substantial contributions as a result of this
research are summarized as follows:
1. Advances in fabrication technologies to realize silicon embedding of 3-D func-
tional structures for miniaturization and integration purposes: The difficulty
of patterning on deep 3-D recessed surfaces is overcome by using both a con-
ventional lithography-based approach and a non-conventional 3-D shadow mask
approach, with each possessing its own advantages and limitations. Direct pat-
terning on vertical sidewalls, in particular, is enabled by the employment of
a 3-D silicon shadow mask in combination with the DRIE technology, which
allows for conformal metal deposition method that enables structures to be
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obtained on 3-D recessed surfaces simultaneously. As a result, 3-D functional
structures with tall profile and complex geometries are able to be embedded
into the ’dead volume’ of the silicon substrate without consuming valuable die
area on the wafer front.
2. Advances in inductor fabrication technologies that enables double-layer wind-
ings to be manufactured in solenoid/toroidal inductors with significantly re-
duced steps. The simultaneous formation of conductors on 3-D recessed surfaces
(along vertical sidewall and bottom surface of the silicon trench), as enabled by
the 3-D silicon shadow-mask approach, in combination with the conformal pary-
lene isolation layer, allows for overlapped layers of conductors to be fabricated,
overcoming the problem of having limited patterning resolution and saving fab-
rication efforts.
3. Advances in demonstrating the concept of employing silicon-embedded magnet-
ic components for achieving on-chip integrated high-frequency high-efficiency
power converters to drive LED lights: 3-D toroidal inductors are fabricated
using the developed embedding technologies. Inductor design, modeling and
optimization is understood under the embedding constraints. The fabricated
inductors within the limited footprint are characterized and tested to be able
to provide the desired converter performance.
4. Exploration of using embedding technology as an alternative solution for en-
abling integration and miniaturization of other space-constrained systems: in
addition to the realization of 3-D toroidal inductors that we presented, other
silicon-embedded components such as transformers and solenoid inductors could
also be realized for various applications such as isolated power converters and
wireless power transfer. Preliminary experiments are conducted to explore the
possibility of using miniaturized embedded components for these applications.
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7.3 Future Work
With the double-layer winding technology proposed based on the silicon-embedding
technology, the footprint of the embedded 3-D toroidal inductors can be further re-
duced while still providing sufficient inductances for circuit operation. The quality
factors of these inductors can be further improved through process optimization such
as electroplating thicker conductors and maximizing winding widths, which is not
conducted in this dissertation. The profile of the integrated power converter sys-
tem can therefore be potentially further reduced with the reduction in the inductor
footprint.
Upon verifying the feasibility of employing silicon-embedded toroidal inductors
for meeting the performance requirements of the integrated power converter applica-
tion, the ultimate on-chip integration of power transistors and control circuits with
embedded toroidal inductors can be explored for a complete system demonstration.
Silicon-embedded transformer device is a promising solution for enabling vari-
ous integrated power applications such as isolated power converters. The fabrication
process presented can be further optimized and improved to enable fully-functional
embedded transformers to be fabricated. Characteristics of the embedded trans-
formers can then be studied to understand its implication and limitation in various
applications.
Wireless power transfer using silicon-embedded receiver coils is also a promising
solution for realizing miniaturization of the power transfer system on the receiver
side. Silicon-embedded receiver coils with high-permeability magnetic materials can
be developed based on the embedding technology we demonstrated to enable efficient
wireless power transfer. Miniaturized energy harvesting system can also be explored
with realization of embedded energy harvesting components, which takes advantage
of the unused silicon volume to enable a chip-scale integration of the energy harvesting
system. Other components such as antennas can also be integrated into the substrate
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and alternative substrates can also be explored based on the embedding technology




The detailed measurement data for Figure 120 is in the Table 8 and Table 9. Mul-
tiplying Channel 1 result by 10 mA/mV gives the current in the transmitter coil.
Channel 2 of the oscilloscope measures the voltage on the receiver coil. Channel 3
measures the voltage on the transmitter coil. What Channel 4 measures is only a
portion of the output voltage of the amplifier. All the measure data are RMS values.
The detailed measurement data for Figure 124 is in the Table 10 and Table 11.
Table 8: Measurement Data for the Cored Solenoid Receiver Coil at a Transmitter























1.7 -31 57.7 28.9 111 109 0.0046
1.2 -31 57.3 29.4 117 175 0.0118
0.7 -31 57 29.1 113 259 0.0259
0.2 -31 56.5 29.1 112 351 0.0476
0 -31 56.8 29 116 379 0.0555
15 MHz Oscilloscope
















-24.5 57.9 45.5 1130 225 0.0117
-24.5 57.5 45.6 1120 323 0.0241
-24.5 57.3 45.6 1130 466 0.0501
-24.5 57.3 46.2 1130 646 0.0963
-24.5 57.3 45.7 1400 683 0.1077
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20 MHz Oscilloscope
















-18 72.5 55.8 3560 486 0.035
-18 72.1 55.6 3580 522 0.04
-18 68.7 54.3 3590 606 0.054
-18 68.2 54.9 3310 736 0.079
-18 68.4 55.4 3340 770 0.087
25 MHz Oscilloscope
















-15 71.4 102 1890 555 0.03
-15 70.4 103 1970 846 0.07
-15 69.2 102 1990 1200 0.14
-15 69 101 1870 1630 0.26
-15 68.2 103 1980 1740 0.29
Table 9: Measurement Data for the Air-Core Solenoid Receiver Coil at a Transmitter


























6 1.7 -30 60.1 30.8 141 43.2 0.0034
5.5 1.2 -30 59.2 31 140 56.1 0.0057
5 0.7 -30 59.7 31.1 136 73.9 0.0099
4.5 0.2 -30 59.4 30.6 139 90.4 0.0148
4.3 0 -30 58.7 30.6 135 98 0.0174
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15 MHz Oscilloscope
















-24 58.1 45.8 1270 77.6 0.00894
-24 58 45.9 1260 99.1 0.01458
-24 57.7 46.2 1280 130 0.02508
-24 57.7 46.6 1310 165 0.04041
-24 59.2 46.1 1300 169 0.04239
20 MHz Oscilloscope
















-23 62.9 33.5 2330 115 0.01741
-23 62.6 33 2190 134 0.02364
-23 61.7 32.7 2400 161 0.03412
-23 58.9 30.8 2180 180 0.04265
-23 57.1 30.4 2270 184 0.04457
25 MHz Oscilloscope
















-23 60.9 34.2 2470 121 0.0176
-23 59.7 34 2530 138 0.0229
-23 60.7 33.7 2510 165 0.0327
-23 61.3 33.3 2490 195 0.0457
-23 60.7 32.3 2500 204 0.05
30 MHz Oscilloscope
















-21 68.2 34.8 924 354 0.1414
-21 64.9 35.4 920 374 0.1578
-21 62 35.4 904 403 0.1832
-21 60.6 36 876 439 0.2174
-21 59.7 35.7 869 441 0.2194
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Table 10: Measurement Data for the Cored Solenoid Receiver Coil at a Transmitter






















1.7 -27 91.8 47 182 178 0.012234
1.2 -27 91.4 46.7 180 282 0.030707
0.7 -27 91.5 46.8 187 421 0.068438
0.2 -27 91 46.5 180 581 0.130342
0 -27 90.4 46.4 184 624 0.15035
15 Oscilloscope
















-20 89.4 71.6 1800 352 0.02859
-20 89.5 71.4 1750 513 0.06073
-20 89 72.1 1760 740 0.12637
-20 89.2 72.2 1760 1020 0.2401
-20 89.3 72.6 2260 1090 0.27419
20 Oscilloscope
















-15 86.7 81.1 4410 488 0.03479
-15 85.1 81.1 4320 528 0.04073
-15 92.3 80 5200 707 0.07302
-15 91.5 79.8 4830 847 0.10481
-15 91.6 79.4 4850 885 0.11442
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Table 11: Measurement Data for the Air-Core Solenoid Receiver Coil at a Trans-
mitter Coil Current of Approximately 900 mA
Air core 10 Oscilloscope


















1.7 -26 94.4 49.1 222 66 0.007886
1.2 -26 94 49 218 86.8 0.013639
0.7 -26 93.6 49.2 219 116 0.024359
0.2 -26 93.4 48.9 215 144 0.037538
0 -26 93 48.2 211 154 0.042933
15 Oscilloscope
















-20 90 71.6 1910 121 0.02173
-20 90.3 71.9 1990 155 0.03566
-20 90.2 72.5 1990 202 0.06056
-20 90.8 72.7 2030 256 0.09726
-20 90.6 72.5 2040 264 0.10344
20 Oscilloscope
















-20 87.5 47.5 3310 163 0.03498
-20 88 46.8 3170 186 0.04555
-20 88.3 46.4 3300 227 0.06784
-19 97.2 48.8 3490 284 0.10618
-19 91.6 48 3600 290 0.11072
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25 Oscilloscope
















-19 93.8 53.8 3850 187 0.042
-19 94.6 53.9 3960 219 0.0576
-19 95.5 53.4 3960 263 0.0831
-19 96.7 52.8 4010 307 0.1132
-19 96.3 52.8 4000 328 0.1292
30 Oscilloscope
















-18 97.1 49.6 1270 500 0.282
-18 91.9 50.3 1250 524 0.3098
-18 88 50.4 1270 573 0.3704
-17 96.8 57.3 1430 633 0.452
-17 93.2 57.3 1350 683 0.5263
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